128K X 8 BIT LOW POWER CMOS SRAM

文件：205.54 Kbytes Page：12 Pages

128K X 8 BIT LOW POWER CMOS SRAM

文件：205.54 Kbytes Page：12 Pages

128K X 8 BIT LOW POWER CMOS SRAM

文件：205.54 Kbytes Page：12 Pages

128K X 8 BIT LOW POWER CMOS SRAM

文件：205.54 Kbytes Page：12 Pages

128K X 8 BIT LOW POWER CMOS SRAM

文件：205.54 Kbytes Page：12 Pages

128K X 8 BIT LOW POWER CMOS SRAM

文件：205.54 Kbytes Page：12 Pages

128K X 8 BIT CMOS SRAM

General Description The LP621024D is a low operating current 1,048,576-bit static random access memory organized as 131,072 words by 8 bits and operates on a single 5V power supply. Inputs and three-state outputs are TTL compatible and allow for direct interfacing with common system bus str

128K X 8 BIT CMOS SRAM

General Description The LP621024D-I is a low operating current 1,048,576-bit static random access memory organized as 131,072 words by 8 bits and operates on a single 5V power supply. Inputs and three-state outputs are TTL compatible and allow for direct interfacing with common system bus st

128K X 8 BIT CMOS SRAM

General Description The LP621024D-T is a low operating current 1,048,576- bit static random access memory organized as 131,072 words by 8 bits and operates on a single 5V power supply. Inputs and three-state outputs are TTL compatible and allow for direct interfacing with common system bus struc

128K X 8 BIT CMOS SRAM

文件：173.19 Kbytes Page：15 Pages

128K X 8 BIT CMOS SRAM

文件：173.24 Kbytes Page：15 Pages