OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

文件：241.15 Kbytes Page：5 Pages

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS

文件：273.95 Kbytes Page：5 Pages

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS

文件：273.95 Kbytes Page：5 Pages

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

文件：241.15 Kbytes Page：5 Pages

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS

文件：273.95 Kbytes Page：5 Pages

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

文件：241.15 Kbytes Page：5 Pages

Octal D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state

1. General description The 74LVC574A is an 8-bit positive-edge triggered D-type flip-flop with 3-state outputs. The device features a clock (CP) and output enable (OE) inputs. The flip-flops will store the state of their individual D-inputs that meet the set-up and hold time requirements on the

Octal D-type flip-flop with 5-volt tolerant inputs/outputs; positive edge-trigger 3-State

DESCRIPTION The 74LVC574A is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families. FEATURES • 5-volt tolerant inputs/outputs, for interfacing with 5-volt logic • Supply voltage range of 2.7V to 3.6V • Complies with JEDEC

OCTAL D-TYPE FLIP-FLOP WITH 3 STATE OUTPUTS

文件：478.34 Kbytes Page：11 Pages

Low-Voltage CMOS Octal Buffer Flow Through Pinout

文件：101.31 Kbytes Page：10 Pages

Octal D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger 3-state

文件：142.99 Kbytes Page：19 Pages