Functional Description

• 5-Bit Universal Schmitt Buffer with 3-State Outputs

General

The 74VHCT9125AFT/74VHCT9126AFT are an ultra-high-speed 5-bit Schmitt buffer fabricated using silicongate

CMOS technology. The 74VHCT9125AFT/74VHCT9126AFT combines low power consumption of CMOS

with Schottky TTL speeds.

The input voltage are compatible with TTL output voltage.

This device may be used as a level converter for interfacing 3.3 V to 5 V system.

Y1 to Y4 outputs can be put in the high-impedance state by placing a logic HIGH on the Enable (G) input. The

CONT input determines the logical inversion of data. A logic LOW on the CONT input configures the

74VHCT9125AFT/74VHCT9126AFT as an inverter; a logic HIGH on the CONT input configures the

74VHCT9125AFT/74VHCT9126AFT as a buffer.

74VHCT9125AFT Y5 output is an inverting type, and the 74VHCT9126AFT Y5 output is a non-inverting type.

All the inputs have hysteresis between the positive-going and negative-going thresholds. Thus the

74VHCT9125AFT/74VHCT9126AFT are capable of squaring up transitions of slowly changing input signals and

provides an improved noise immunity.

Input protection and output circuit ensure that 0 to 5.5 V can be applied to the input and output (Note) pins

without regard to the supply voltage. These structure prevents device destruction due to mismatched supply and

input/output voltages such as battery back up, etc.

Note: Output in off-state

Features

(1) AEC-Q100 (Rev. H) (Note 1)

(2) Wide operating temperature range: Topr = -40 to 125 

(3) High speed: Propagation delay time = 6.6 ns (typ.) at VCC = 5.0 V

(4) Quiescent supply current: ICC = 2.0 μA (max) at Ta = 25 

(5) Compatible with TTL input: VIL = 0.5 V(max)

VIH = 2.1 V(min)

(6) Power down protection is provided on all inputs and outputs.

(7) Balanced propagation delays: tPLH ≈ tPHL

(8) Input terminals are at the opposite side of Output terminals