位置:SNJ54173J.A > SNJ54173J.A详情

SNJ54173J.A中文资料

厂家型号

SNJ54173J.A

文件大小

966.44Kbytes

页面数量

19

功能描述

4-BIT D-TYPE REGISTERS WITH 3-STATE OUTPUTS

数据手册

下载地址一下载地址二到原厂下载

生产厂商

TI2

SNJ54173J.A数据手册规格书PDF详情

3-State Outputs Interface Directly With

System Bus

Gated Output-Control LInes for Enabling or

Disabling the Outputs

Fully Independent Clock Virtually

Eliminates Restrictions for Operating in

One of Two Modes:

– Parallel Load

– Do Nothing (Hold)

For Application as Bus Buffer Registers

Package Options Include Plastic

Small-Outline (D) Packages, Ceramic Flat

(W) Packages, Ceramic Chip Carriers (FK),

and Standard Plastic (N) and Ceramic (J)

DIPs

description

The ’173 and ’LS173A 4-bit registers include

D-type flip-flops featuring totem-pole 3-state

outputs capable of driving highly capacitive

or relatively low-impedance loads. The

high-impedance third state and increased

high-logic-level drive provide these flip-flops with

the capability of being connected directly to and

driving the bus lines in a bus-organized system without need for interface or pull-up components. Up to 128 of

the SN74173 or SN74LS173A outputs can be connected to a common bus and still drive two Series 54/74 or

54LS/74LS TTL normalized loads, respectively. Similarly, up to 49 of the SN54173 or SN54LS173A outputs can

be connected to a common bus and drive one additional Series 54/74 or 54LS/74LS TTL normalized load,

respectively. To minimize the possibility that two outputs will attempt to take a common bus to opposite logic

levels, the output control circuitry is designed so that the average output disable times are shorter than the

average output enable times.

Gated enable inputs are provided on these devices for controlling the entry of data into the flip-flops. When both

data-enable (G1, G2) inputs are low, data at the D inputs are loaded into their respective flip-flops on the next

positive transition of the buffered clock input. Gate output-control (M, N) inputs also are provided. When both

are low, the normal logic states (high or low levels) of the four outputs are available for driving the loads or bus

lines. The outputs are disabled independently from the level of the clock by a high logic level at either

output-control input. The outputs then present a high impedance and neither load nor drive the bus line. Detailed

operation is given in the function table.

The SN54173 and SN54LS173A are characterized for operation over the full military temperature range of

–55°C to 125°C. The SN74173 and SN74LS173A are characterized for operation from 0°C to 70°C.

更新时间:2025-12-4 16:17:00
供应商 型号 品牌 批号 封装 库存 备注 价格
TI
25+
CDIP16
3629
原装优势!房间现货!欢迎来电!
2000
80
TI/德州仪器
23+
11200
原厂授权一级代理、全球订货优势渠道、可提供一站式BO
TI
23+
DIP
8000
只做原装现货
TI
2308+
DIP
4862
只做进口原装!假一赔百!自己库存价优!
TI
23+
DIP
7000
TI
24+
CDIP
1550
只做原装,欢迎询价,量大价优
TI
25+
CDIP
1550
全新现货
TI
24+
1000
本站现货库存
最新
2000
原装正品现货