位置:SN74LVCZ161284AGR.A > SN74LVCZ161284AGR.A详情

SN74LVCZ161284AGR.A中文资料

厂家型号

SN74LVCZ161284AGR.A

文件大小

927.85Kbytes

页面数量

16

功能描述

19-BIT IEEE STD 1284 TRANSLATION TRANSCEIVER WITH ERROR-FREE POWER UP

数据手册

下载地址一下载地址二到原厂下载

生产厂商

TI2

SN74LVCZ161284AGR.A数据手册规格书PDF详情

FEATURES

· Power-On Reset (POR) Prevents Printer

Errors When Printer Is Turned On, But No

Valid Signal Is at Pins A9–A13

· Operates From 3 V to 3.6 V

· 1.4-kW Pullup Resistors Integrated on All

Open-Drain Outputs Eliminate the Need for

Discrete Resistors

· Designed for IEEE Std 1284-I (Level-1 Type)

and IEEE Std 1284-II (Level-2 Type) Electrical

Specifications

· Flow-Through Architecture Optimizes PCB

Layout

· Ioff and Power-Up 3-State Support Hot

Insertion

· Latch-Up Performance Exceeds 100 mA Per

JESD 78, Class II

· ESD Protection Exceeds JESD 22

– 4000-V Human-Body Model (A114-A)

– 350-V Machine Model (A115-A)

– 1500-V Charged-Device Model (C101)

DESCRIPTION/ORDERING INFORMATION

The SN74LVCZ161284A is designed for 3-V to 3.6-V

VCC operation. This device provides asynchronous

two-way communication between data buses. The

control-function implementation minimizes external

timing requirements.

is high and in the B-to-A direction when DIR is low. This device also has five drivers that drive the cable side and

four receivers. The SN74LVCZ161284A has one receiver dedicated to the HOST LOGIC line and a driver to

drive the PERI LOGIC line.

The output drive mode is determined by the high-drive (HD) control pin. When HD is high, the outputs are in a

totem-pole configuration and in an open-drain configuration when HD is low. This meets the drive requirements

as specified in the IEEE Std 1284-I (level-1 type) and IEEE Std 1284-II (level-2 type) parallel peripheral-interface

specifications. Except for HOST LOGIC IN and peripheral logic out (PERI LOGIC OUT), all cable-side pins have

a 1.4-kW integrated pullup resistor. The pullup resistor is switched off if the associated output driver is in the low

state or if the output voltage is above VCC CABLE. If VCC CABLE is off, PERI LOGIC OUT is set to low.

The device has two supply voltages. VCC is designed for 3-V to 3.6-V operation. VCC CABLE supplies the inputs

and output buffers of the cable side only and is designed for 3-V to 3.6-V and for 4.7-V to 5.5-V operation. Even

when VCC CABLE is 3 V to 3.6 V, the cable-side I/O pins are 5-V tolerant.

更新时间:2025-11-29 10:01:00
供应商 型号 品牌 批号 封装 库存 备注 价格
TI
16+
TSSOP-48
8000
原装现货请来电咨询
TI
24+
TSSOP-48
90000
一级代理商进口原装现货、假一罚十价格合理
TI/德州仪器
23+
16
50000
全新原装正品现货,支持订货
TI/德州仪器
24+
TSSOP-48
25540
郑重承诺只做原装进口现货
TI/德州仪器
24+
TSSOP48
60000
TI/德州仪器
24+
TSSOP48
42000
只做原装进口现货
TI德州仪器
22+
24000
原装正品现货,实单可谈,量大价优
TI
24+
5000
自己现货
TI
24+
TSSOP-48
5632
公司原厂原装现货假一罚十!特价出售!强势库存!
TI
25+
TSSOP48
4690
百分百原装正品 真实公司现货库存 本公司只做原装 可