位置:SN74LVC574AQDWRQ1.B > SN74LVC574AQDWRQ1.B详情
SN74LVC574AQDWRQ1.B中文资料
SN74LVC574AQDWRQ1.B数据手册规格书PDF详情
1FEATURES
· Qualified for Automotive Applications
· ESD Protection Exceeds 2000 V Per
MIL-STD-883, Method 3015; Exceeds 200 V
Using Machine Model (C = 200 pF, R = 0)
· Operates From 2 V to 3.6 V
· Inputs Accept Voltages to 5.5 V
· Max tpd of 7 ns at 3.3 V
· Typical VOLP (Output Ground Bounce) < 0.8 V
at VCC = 3.3 V, TA = 25°C
· Typical VOHV (Output VOH Undershoot) > 2 V at
VCC = 3.3 V, TA = 25°C
· Supports Mixed-Mode Signal Operation on All
Ports (5-V Input/Output Voltage With 3.3-V VCC)
· Ioff Supports Partial-Power-Down Mode
Operation
DESCRIPTION/ORDERING INFORMATION
The SN74LVC574A octal edge-triggered D-type flip-flop is designed for 2.7-V to 3.6-V VCC operation.
This device features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance
loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working
registers.
On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels at the data (D) inputs.
A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or
low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the
bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines
without interface or pullup components.
OE does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered
while the outputs are in the high-impedance state.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,
preventing damaging current backflow through the device when it is powered down.
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of thIs device as a translator in
a mixed 3.3-V/5-V system environment.
| 供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
|---|---|---|---|---|---|---|---|
Texas Instruments |
24+ |
20-TSSOP(0.173 |
56300 |
||||
TI |
25+ |
IC |
9854 |
就找我吧!--邀您体验愉快问购元件! |
|||
TI |
22+ |
20TSSOP |
9000 |
原厂渠道,现货配单 |
|||
TI(德州仪器) |
24+ |
TSSOP20 |
7350 |
现货供应,当天可交货!免费送样,原厂技术支持!!! |
|||
TI |
18+ |
N/A |
6000 |
主营军工偏门料,国内外都有渠道 |
|||
TI(德州仪器) |
24+ |
TSSOP20 |
2886 |
原装现货,免费供样,技术支持,原厂对接 |
|||
TI(德州仪器) |
24+ |
TSSOP-20 |
690000 |
代理渠道/支持实单/只做原装 |
|||
24+ |
N/A |
60000 |
一级代理-主营优势-实惠价格-不悔选择 |
||||
TI |
20+ |
N/A |
3600 |
专业配单,原装正品假一罚十,代理渠道价格优 |
|||
Texas Instruments |
25+ |
20-TSSOP |
9350 |
独立分销商 公司只做原装 诚心经营 免费试样正品保证 |
SN74LVC574AQDWRQ1.B 资料下载更多...
SN74LVC574AQDWRQ1.B 芯片相关型号
- 3003
- BT1M-C
- BT1M-M
- BT1M-M0
- JW1ASN-B-DC9V
- LGY1E333MELC50
- LGY1E472MELZ25
- LGY1E562MELZ30
- LGY1E682MELA25
- LGY1E682MELZ30
- LNX2W562MSEH
- LNX2W562MSEJ
- LQSW6391MELB40
- LQSW6391MELC35
- LQSW6471MELB45
- PG7DG
- SEMIX903GAL17E7PV1
- SEMIX903GB17E7P
- SN74LVC574AQDWRQ1
- SN74LVC574AQPWRQ1
- TLV1548M
- TLV320AIC14IDBT.A
- TLV320AIC14IDBTG4.A
- TLV320AIC14IDBTR
- TLV320AIC14IDBTR.A
- TMP75B
- TMP75B-Q1
Datasheet数据表PDF页码索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97
- P98
- P99
- P100
- P101
- P102
- P103
- P104
- P105
- P106
