位置:SN74HC193IPWRQ1 > SN74HC193IPWRQ1详情

SN74HC193IPWRQ1中文资料

厂家型号

SN74HC193IPWRQ1

文件大小

393.64Kbytes

页面数量

16

功能描述

4-BIT SYNCHRONOUS UP/DOWN COUNTER (DUAL CLOCK WITH CLEAR)

数据手册

下载地址一下载地址二到原厂下载

生产厂商

TI2

SN74HC193IPWRQ1数据手册规格书PDF详情

Qualified for Automotive Applications

Wide Operating Voltage Range of 2 V to 6 V

Outputs Can Drive Up To 10 LSTTL Loads

Low Power Consumption, 80-μA Max ICC

Typical tpd = 20 ns

±4-mA Output Drive at 5 V

Low Input Current of 1 μA Max

Look-Ahead Circuitry Enhances Cascaded

Counters

Fully Synchronous in Count Modes

Parallel Asynchronous Load for Modulo-N

Count Lengths

Asynchronous Clear

description/ordering information

The SN74HC193 device is a 4-bit synchronous,

reversible, up/down binary counter. Synchronous

operation is provided by having all flip-flops clocked

simultaneously so that the outputs change

simultaneously with each other when dictated by the

steering logic. This mode of operation eliminates the

output counting spikes normally associated with

asynchronous (ripple-clock) counters.

The outputs of the four flip-flops are triggered on a low-to-high-level transition of either count (clock) input (UP

or DOWN). The direction of counting is determined by which count input is pulsed while the other count input

is high.

All four counters are fully programmable; that is, each output may be preset to either level by placing a low on

the load (LOAD) input and entering the desired data at the data inputs. The output changes to agree with the

data inputs independently of the count pulses. This feature allows the counters to be used as modulo-N dividers

simply by modifying the count length with the preset inputs.

A clear (CLR) input has been provided that forces all outputs to the low level when a high level is applied. The

clear function is independent of the count and LOAD inputs.

This counter was designed to be cascaded without the need for external circuitry. The borrow (BO) output

produces a low-level pulse while the count is zero (all outputs low) and DOWN is low. Similarly, the carry (CO)

output produces a low-level pulse while the count is maximum (9 or 15), and UP is low. The counter then can

be cascaded easily by feeding BO and CO to DOWN and UP, respectively, of the succeeding counter.

更新时间:2025-10-6 16:34:00
供应商 型号 品牌 批号 封装 库存 备注 价格
TI/德州仪器
QQ咨询
CDIP
825
全新原装 研究所指定供货商
TI
24+/25+
50
原装正品现货库存价优
TI
24+
SMD
3000
自己现货
TI
SOP
108
正品原装--自家现货-实单可谈
TI
25+
DIP
10250
百分百原装正品 真实公司现货库存 本公司只做原装 可
TI
24+
PDIP
6000
进口原装正品假一赔十,货期7-10天
TI
94
DIP
2
原装现货海量库存欢迎咨询
TI
4
全新原装 货期两周
TI
23+
DIP16
8560
受权代理!全新原装现货特价热卖!
TI
638
原装正品