位置:SN74ALVCH16841 > SN74ALVCH16841详情

SN74ALVCH16841中文资料

厂家型号

SN74ALVCH16841

文件大小

589.24Kbytes

页面数量

19

功能描述

20-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS

闭锁 20bit Bus Interface

数据手册

原厂下载下载地址一下载地址二到原厂下载

生产厂商

TI2

SN74ALVCH16841数据手册规格书PDF详情

FEATURES

· Member of the Texas Instruments Widebus™

Family

· EPIC™ (Enhanced-Performance Implanted

CMOS) Submicron Process

· ESD Protection Exceeds 2000 V Per

MIL-STD-883, Method 3015; Exceeds 200 V

Using Machine Model (C = 200 pF, R = 0)

· Latch-Up Performance Exceeds 250 mA Per

JESD 17

· Bus Hold on Data Inputs Eliminates the Need

for External Pullup/Pulldown Resistors

· Package Options Include Plastic 300-mil

Shrink Small-Outline (DL) and Thin Shrink

Small-Outline (DGG) Packages

DESCRIPTION

This 20-bit bus-interface D-type latch is designed for

1.65-V to 3.6-V VCC operation.

The SN74ALVCH16841 features 3-state outputs

designed specifically for driving highly capacitive or

relatively low-impedance loads. This device is

particularly suitable for implementing buffer registers,

unidirectional bus drivers, and working registers.

The SN74ALVCH16841 can be used as two 10-bit

latches or one 20-bit latch. The 20 latches are

transparent D-type latches. The device has

noninverting data (D) inputs and provides true data at

its outputs. While the latch-enable (1LE or 2LE) input

is high, the Q outputs of the corresponding 10-bit

latch follow the D inputs. When LE is taken low, the Q

outputs are latched at the levels set up at the D

inputs.

A buffered output-enable (1OE or 2OE) input can be used to place the outputs of the corresponding 10-bit latch

in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state,

the outputs neither load nor drive the bus lines significantly.

OE does not affect the internal operation of the latches. Old data can be retained or new data can be entered

while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup

resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16841 is characterized for operation from -40°C to 85°C.

SN74ALVCH16841产品属性

  • 类型

    描述

  • 型号

    SN74ALVCH16841

  • 功能描述

    闭锁 20bit Bus Interface

  • RoHS

  • 制造商

    Micrel

  • 电路数量

    1

  • 逻辑类型

    CMOS

  • 逻辑系列

    TTL

  • 极性

    Non-Inverting

  • 输出线路数量

    9

  • 电源电压-最大

    12 V

  • 电源电压-最小

    5 V

  • 最大工作温度

    + 85 C

  • 最小工作温度

    - 40 C

  • 封装/箱体

    SOIC-16

  • 封装

    Reel

更新时间:2025-10-16 13:39:00
供应商 型号 品牌 批号 封装 库存 备注 价格
TI(德州仪器)
24+
标准封装
7778
原厂直销,大量现货库存,交期快。价格优,支持账期
TI
00+
TSSOP56
1827
低价热卖!现货供应,专业为客户提供一站式服务。
TI(德州仪器)
24+
SSOP56300mil
921
只做原装,提供一站式配单服务,代工代料。BOM配单
24+
3000
自己现货
TI
02+
SSOP-56
14
原装现货海量库存欢迎咨询
TI
22+
SSOP-56
3000
原装现货库存.价格优势
TI
02+
SSOP-56
6000
绝对原装自己现货
TI/德州仪器
24+
SSOP-56
9600
原装现货,优势供应,支持实单!
TI/德州仪器
23+
TSSOP
50000
全新原装正品现货,支持订货
TI/德州仪器
23+
SMD56
11200
原厂授权一级代理、全球订货优势渠道、可提供一站式BO

SN74ALVCH16841DL 价格

参考价格:¥18.8461

型号:SN74ALVCH16841DL 品牌:TI 备注:这里有SN74ALVCH16841多少钱,2025年最近7天走势,今日出价,今日竞价,SN74ALVCH16841批发/采购报价,SN74ALVCH16841行情走势销售排排榜,SN74ALVCH16841报价。