位置:SN74ALS561AN > SN74ALS561AN详情

SN74ALS561AN中文资料

厂家型号

SN74ALS561AN

文件大小

315.95Kbytes

页面数量

12

功能描述

SYNCHRONOUS 4-BIT COUNTERS WITH 3-STATE OUTPUTS

数据手册

原厂下载下载地址一下载地址二到原厂下载

生产厂商

TI2

SN74ALS561AN数据手册规格书PDF详情

Carry Output for n-Bit Cascading

Buffer-Type Outputs Drive Bus Lines

Directly

Choice of Asynchronous or Synchronous

Clearing and Loading

Internal Look-Ahead Circuitry for Fast

Cascading

Package Options Include Plastic

Small-Outline (DW) Packages, Ceramic

Chip Carriers (FK), and Standard Plastic (N)

and Ceramic (J) 300-mil DIPs

description

These binary counters are programmable and

offer synchronous and asynchronous clearing as

well as synchronous and asynchronous loading.

All synchronous functions are executed on the

positive-going edge of the clock.

The clear function is initiated by applying a low

level to either asynchronous clear (ACLR) or

synchronous clear (SCLR). ACLR (direct clear)

overrides all other functions of the device, while

SCLR overrides only the other synchronous

functions. Data is loaded from the A, B, C, and D

inputs by applying a low level to asynchronous

load (ALOAD) or by the combination of a low level

at synchronous load (SLOAD) and a

positive-going clock transition. The counting

function is enabled only when enable P (ENP),

enable T (ENT), ACLR, ALOAD, SCLR, and

SLOAD are all high.

A high level at the output-enable (OE) input forces the Q outputs into the high-impedance state, and a low level

enables those outputs. Counting is independent of OE. ENT is fed forward to enable the ripple-carry output

(RCO) to produce a high-level pulse while the count is maximum (15). The clocked carry output (CCO) produces

a high-level pulse for a duration equal to that of the low level of the clock when RCO is high and the counter is

enabled (ENP and ENT are high); otherwise, CCO is low. CCO does not have the glitches commonly associated

with a ripple-carry output. Cascading is normally accomplished by connecting RCO or CCO of the first counter

to ENT of the next counter. However, for very high-speed counting, RCO should be used for cascading because

CCO does not become active until the clock returns to the low level.

The SN54ALS561A is characterized for operation over the full military temperature range of –55°C to 125°C.

The SN74ALS561A is characterized for operation from 0°C to 70°C.

更新时间:2025-10-4 8:11:00
供应商 型号 品牌 批号 封装 库存 备注 价格
TI(德州仪器)
24+
PDIP20
921
只做原装,提供一站式配单服务,代工代料。BOM配单
24+
3000
自己现货
TEXASINSTRU
24+
7860
原装现货假一罚十
TI
24+/25+
80
原装正品现货库存价优
TI
23+
QFP
5000
原装正品,假一罚十
TI
23+
DIP20
8560
受权代理!全新原装现货特价热卖!
Texas Instruments
24+
20-PDIP
56200
一级代理/放心采购
TEXASINSTRUMENTS
2447
NA
100500
一级代理专营品牌!原装正品,优势现货,长期排单到货
TI
25+
DIP-20
120
就找我吧!--邀您体验愉快问购元件!
TI(德州仪器)
2021+
PDIP-20
499

SN74ALS561AN 价格

参考价格:¥18.8461

型号:SN74ALS561AN 品牌:Texas 备注:这里有SN74ALS561AN多少钱,2025年最近7天走势,今日出价,今日竞价,SN74ALS561AN批发/采购报价,SN74ALS561AN行情走势销售排排榜,SN74ALS561AN报价。