位置:SN74ABTH16823DLR > SN74ABTH16823DLR详情

SN74ABTH16823DLR中文资料

厂家型号

SN74ABTH16823DLR

文件大小

570.28Kbytes

页面数量

13

功能描述

18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

触发器 18-Bit Bus-Interface F-F W/3-State Otpt

数据手册

原厂下载下载地址一下载地址二到原厂下载

生产厂商

TI2

SN74ABTH16823DLR数据手册规格书PDF详情

Members of the Texas Instruments

WidebusE Family

State-of-the-Art EPIC-IIBE BiCMOS Design

Significantly Reduces Power Dissipation

ESD Protection Exceeds 2000 V Per

MIL-STD-883, Method 3015; Exceeds 200 V

Using Machine Model (C = 200 pF, R = 0)

Typical VOLP (Output Ground Bounce) < 1 V

at VCC = 5 V, TA = 25°C

High-Impedance State During Power Up

and Power Down

Distributed VCC and GND Pin Configuration

Minimizes High-Speed Switching Noise

Flow-Through Architecture Optimizes PCB

Layout

High-Drive Outputs (–32-mA IOH, 64-mA IOL)

Bus Hold on Data Inputs Eliminates the

Need for External Pullup/Pulldown

Resistors

Package Options Include Plastic 300-mil

Shrink Small-Outline (DL) and Thin Shrink

Small-Outline (DGG) Packages and 380-mil

Fine-Pitch Ceramic Flat (WD) Package

Using 25-mil Center-to-Center Spacings

description

These 18-bit flip-flops feature 3-state outputs

designed specifically for driving highly capacitive

or relatively low-impedance loads. They are

particularly suitable for implementing wider buffer

registers, I/O ports, bidirectional bus drivers with

parity, and working registers.

The ’ABTH16823 can be used as two 9-bit flip-flops or one 18-bit flip-flop. With the clock-enable (CLKEN) input

low, the D-type flip-flops enter data on the low-to-high transitions of the clock. Taking CLKEN high disables the

clock buffer, latching the outputs. Taking the clear (CLR) input low causes the Q outputs to go low independently

of the clock.

A buffered output-enable (OE) input can be used to place the nine outputs in either a normal logic state (high

or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive

the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines

without need for interface or pullup components.

OE does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered

while the outputs are in the high-impedance state.

SN74ABTH16823DLR产品属性

  • 类型

    描述

  • 型号

    SN74ABTH16823DLR

  • 功能描述

    触发器 18-Bit Bus-Interface F-F W/3-State Otpt

  • RoHS

  • 制造商

    Texas Instruments

  • 电路数量

    2

  • 逻辑系列

    SN74

  • 逻辑类型

    D-Type Flip-Flop

  • 极性

    Inverting, Non-Inverting

  • 输入类型

    CMOS

  • 传播延迟时间

    4.4 ns

  • 高电平输出电流

    - 16 mA

  • 低电平输出电流

    16 mA

  • 电源电压-最大

    5.5 V

  • 最大工作温度

    + 85 C

  • 安装风格

    SMD/SMT

  • 封装/箱体

    X2SON-8

  • 封装

    Reel

更新时间:2025-10-4 23:00:00
供应商 型号 品牌 批号 封装 库存 备注 价格
TI(德州仪器)
24+
SSOP56300mil
1612
只做原装,提供一站式配单服务,代工代料。BOM配单
TI
24+
SSOP56
1004
TI
25+
SSOP56
4500
百分百原装正品 真实公司现货库存 本公司只做原装 可
Texas Instruments
24+
56-BSSOP(0.295
56300
TI
25+
IC
932
就找我吧!--邀您体验愉快问购元件!
TI(德州仪器)
2021+
SSOP-56
499
TI/德州仪器
24+
SSOP-56
9600
原装现货,优势供应,支持实单!
TI
22+
56BSSOP
9000
原厂渠道,现货配单
TI
25+
SSOP56
4500
全新原装、诚信经营、公司现货销售!
TI/德州仪器
25+
SSOP-56
8880
原装认准芯泽盛世!

SN74ABTH16823DLR 价格

参考价格:¥33.1036

型号:SN74ABTH16823DLR 品牌:TI 备注:这里有SN74ABTH16823DLR多少钱,2025年最近7天走势,今日出价,今日竞价,SN74ABTH16823DLR批发/采购报价,SN74ABTH16823DLR行情走势销售排排榜,SN74ABTH16823DLR报价。