位置:SN74ABT533APWR > SN74ABT533APWR详情

SN74ABT533APWR中文资料

厂家型号

SN74ABT533APWR

文件大小

999.4Kbytes

页面数量

18

功能描述

OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

数据手册

原厂下载下载地址一下载地址二到原厂下载

生产厂商

TI2

SN74ABT533APWR数据手册规格书PDF详情

State-of-the-Art EPIC-IIBE BiCMOS Design

Significantly Reduces Power Dissipation

Latch-Up Performance Exceeds 500 mA Per

JEDEC Standard JESD-17

Typical VOLP (Output Ground Bounce) < 1 V

at VCC = 5 V, TA = 25°C

High-Drive Outputs (–32-mA IOH, 64-mA IOL)

ESD Protection Exceeds 2000 V Per

MIL-STD-883, Method 3015; Exceeds 200 V

Using Machine Model (C = 200 pF, R = 0)

Package Options Include Plastic

Small-Outline (DW), Shrink Small-Outline

(DB), and Thin Shrink Small-Outline (PW)

Packages, Ceramic Chip Carriers (FK),

Plastic (N) and Ceramic (J) DIPs, and

Ceramic Flat (W) Package

description

These octal transparent D-type latches with

3-state outputs are designed specifically for

driving highly capacitive or relatively

low-impedance loads. They are particularly

suitable for implementing buffer registers, I/O

ports, bidirectional bus drivers, and working

registers.

When the latch-enable (LE) input is high, the

Q outputs follow the complements of the data

(D) inputs. When LE is taken low, the Q outputs

are latched at the inverse of the levels at the

D inputs.

A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high

or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive

the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines

without need for interface or pullup components.

OE does not affect the internal operations of the latches. Previously stored data can be retained or new data

can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup

resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT533 is characterized for operation over the full military temperature range of –55°C to 125°C. The

SN74ABT533A is characterized for operation from –40°C to 85°C.

更新时间:2026-2-3 22:59:00
供应商 型号 品牌 批号 封装 库存 备注 价格
TI
25+
TSSOP20
18798
原装正品现货,原厂订货,可支持含税原型号开票。
TI
24+
TSOP20
2700
TI
25+
TSOP20
4500
百分百原装正品 真实公司现货库存 本公司只做原装 可
TI
20+
TSSOP-20
2960
诚信交易大量库存现货
Texas Instruments
24+
20-TSSOP
56200
一级代理/放心采购
TI
25+
SSOP-20
9854
就找我吧!--邀您体验愉快问购元件!
TI/德州仪器
24+
TSSOP-20
9600
原装现货,优势供应,支持实单!
TI
22+
20TSSOP
9000
原厂渠道,现货配单
TI
25+
TSOP20
4500
全新原装、诚信经营、公司现货销售!
TI(德州仪器)
24+
TSSOP-20
690000
代理渠道/支持实单/只做原装

SN74ABT533APWR 价格

参考价格:¥2.3544

型号:SN74ABT533APWR 品牌:TI 备注:这里有SN74ABT533APWR多少钱,2026年最近7天走势,今日出价,今日竞价,SN74ABT533APWR批发/采购报价,SN74ABT533APWR行情走势销售排排榜,SN74ABT533APWR报价。