位置:SN74ABT16374ADL.B > SN74ABT16374ADL.B详情
SN74ABT16374ADL.B中文资料
SN74ABT16374ADL.B数据手册规格书PDF详情
Members of the Texas Instruments
WidebusE Family
State-of-the-Art EPIC-IIBE BiCMOS Design
Significantly Reduces Power Dissipation
ESD Protection Exceeds 2000 V Per
MIL-STD-883, Method 3015
Latch-Up Performance Exceeds 500 mA Per
JEDEC Standard JESD-17
Typical VOLP (Output Ground Bounce)
< 0.8 V at VCC = 5 V, TA = 25°C
High-Impedance State During Power Up
and Power Down
Distributed VCC and GND Pin Configuration
Minimizes High-Speed Switching Noise
Flow-Through Architecture Optimizes PCB
Layout
High-Drive Outputs (–32-mA IOH, 64-mA IOL)
Package Options Include Plastic 300-mil
Shrink Small-Outline (DL) and Thin Shrink
Small-Outline (DGG) Packages and 380-mil
Fine-Pitch Ceramic Flat (WD) Package
Using 25-mil Center-to-Center Spacings
description
The ’ABT16374A are 16-bit edge-triggered
D-type flip-flops with 3-state outputs designed
specifically for driving highly capacitive or
relatively low-impedance loads. They are
particularly suitable for implementing buffer
registers, I/O ports, bidirectional bus drivers, and
working registers.
These devices can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock
(CLK) input, the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.
A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high
or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive
the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus
lines without need for interface or pullup components
OE does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while
the outputs are in the high-impedance state.
When VCC is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down.
However, to ensure the high-impedance state above 2.1 V, OE should be tied to VCC through a pullup resistor;
the minimum value of the resistor is determined by the current-sinking capability of the driver.
The SN54ABT16374A is characterized for operation over the full military temperature range of –55°C to 125°C.
The SN74ABT16374A is characterized for operation from –40°C to 85°C.
供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
---|---|---|---|---|---|---|---|
TI |
25+ |
TSOP |
2500 |
强调现货,随时查询! |
|||
TI |
25+ |
SSOP48 |
1000 |
百分百原装正品 真实公司现货库存 本公司只做原装 可 |
|||
TI |
24+/25+ |
316 |
原装正品现货库存价优 |
||||
TI |
23+ |
48SSOP |
5000 |
原装正品,假一罚十 |
|||
TEXASINSTRU |
24+ |
原装进口原厂原包接受订货 |
32649 |
原装现货假一罚十 |
|||
24+ |
3000 |
自己现货 |
|||||
TMS |
05+ |
SOIC |
1000 |
全新原装 绝对有货 |
|||
TEXAS |
24+ |
TSOP |
6868 |
原装现货,可开13%税票 |
|||
TI |
25+ |
模块 |
18000 |
原厂直接发货进口原装 |
|||
TI |
23+ |
SSOP |
7000 |
绝对全新原装!100%保质量特价!请放心订购! |
SN74ABT16374ADL.B 资料下载更多...
SN74ABT16374ADL.B 芯片相关型号
- 25325
- 45APF06L-M3
- 45APS08L-M3
- 45APS12LHM3
- 45APS12L-M3
- 45APS16LHM3
- 45APS16L-M3
- 73250
- ATS-04E-74-C1-R0
- ATS-04E-75-C1-R0
- ATS-04E-79-C1-R0
- LVR200-240
- LVR200K-240
- LVR200K-240-2
- LVR200K-240-AP
- LVR200S-240
- LVR200S-240-2
- LVR200S-240-AP
- PTEA404120
- PTEA415050
- SMBJ250CA-AT
- SN74ABT16374ADGGR
- SN74ABT16374ADGGR.B
- SN74ABT16374ADLR
- SN74ABT16374ADLR.B
- SN74ABT16374ADLRG4.B
- SN74LVCU04ANSR
- UCC2817A
- UCC2817-EP
- VBT2045BP-E3
Datasheet数据表PDF页码索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97
- P98
- P99
- P100
- P101
- P102
- P103
- P104
- P105