位置:SN74ABT16373ADGGR.B > SN74ABT16373ADGGR.B详情

SN74ABT16373ADGGR.B中文资料

厂家型号

SN74ABT16373ADGGR.B

文件大小

502.89Kbytes

页面数量

18

功能描述

16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

数据手册

下载地址一下载地址二到原厂下载

生产厂商

TI2

SN74ABT16373ADGGR.B数据手册规格书PDF详情

Members of the Texas Instruments

WidebusE Family

State-of-the-Art EPIC-IIBE BiCMOS Design

Significantly Reduces Power Dissipation

Latch-Up Performance Exceeds 500 mA Per

JEDEC Standard JESD-17

Typical VOLP (Output Ground Bounce)

< 0.8 V at VCC = 5 V, TA = 25°C

High-Impedance State During Power Up

and Power Down

Distributed VCC and GND Pin Configuration

Minimizes High-Speed Switching Noise

Flow-Through Architecture Optimizes PCB

Layout

High-Drive Outputs (–32-mA IOH, 64-mA IOL)

Package Options Include Plastic 300-mil

Shrink Small-Outline (DL) and Thin Shrink

Small-Outline (DGG) Packages and 380-mil

Fine-Pitch Ceramic Flat (WD) Package

Using 25-mil Center-to-Center Spacings

description

The ’ABT16373A are 16-bit transparent D-type

latches with 3-state outputs designed specifically

for driving highly capacitive or relatively

low-impedance loads. They are particularly

suitable for implementing buffer registers, I/O

ports, bidirectional bus drivers, and working

registers.

These devices can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high,

the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up

at the D inputs.

A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high

or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive

the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus

lines without need for interface or pullup components.

OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while

the outputs are in the high-impedance state.

When VCC is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down.

However, to ensure the high-impedance state above 2.1 V, OE should be tied to VCC through a pullup resistor;

the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT16373A is characterized for operation over the full military temperature range of –55°C to 125°C.

The SN74ABT16373A is characterized for operation from –40°C to 85°C.

更新时间:2025-10-18 10:01:00
供应商 型号 品牌 批号 封装 库存 备注 价格
TI
16+
TSSOP-48
8000
原装现货请来电咨询
TI
24+
TSSOP-48
90000
一级代理商进口原装现货、假一罚十价格合理
TI
23+
TSSOP-48
21723
公司原装现货!主营品牌!可含税欢迎查询
TI
24+
SSOP48
236
TI
25+
SSOP48
18000
原厂直接发货进口原装
TI
24+/25+
75
原装正品现货库存价优
TI
23+
SSOP
7000
绝对全新原装!100%保质量特价!请放心订购!
TI
97+
SSOP
10
原装现货海量库存欢迎咨询
TI
25+
SSOP
2987
只售原装自家现货!诚信经营!欢迎来电!
TI
60
全新原装 货期两周