位置:SN65MLVD201D.B > SN65MLVD201D.B详情
SN65MLVD201D.B中文资料
SN65MLVD201D.B数据手册规格书PDF详情
1FEATURES
· Low-Voltage Differential 30-Ω to 55-Ω Line
Drivers and Receivers for Signaling Rates(1)
Up to 200 Mbps
· Type-1 Receivers Incorporate 25 mV of
Hysteresis
· Type-2 Receivers Provide an Offset (100 mV)
Threshold to Detect Open-Circuit and Idle-Bus
Conditions
· Meets or Exceeds the M-LVDS Standard
TIA/EIA-899 for Multipoint Data Interchange
· Controlled Driver Output Voltage Transition
Times for Improved Signal Quality
· -1 V to 3.4 V Common-Mode Voltage Range
Allows Data Transfer With 2 V of Ground Noise
· Bus Pins High Impedance When Disabled or
VCC ≤ 1.5 V
· 100-Mbps Devices Available (SN65MLVD200A,
202A, 204A, 205A)
· M-LVDS Bus Power Up/Down Glitch Free
The signaling rate of a line, is the number of voltage transitions
that are made per second expressed in the units bps (bits per
second).
APPLICATIONS
· Low-Power High-Speed Short-Reach
Alternative to TIA/EIA-485
· Backplane or Cabled Multipoint Data and
Clock Transmission
· Cellular Base Stations
· Central-Office Switches
· Network Switches and Routers
DESCRIPTION
The SN65MLVD201, 203, 206, and 207 are
multipoint-low-voltage differential (M-LVDS) line
drivers and receivers, which are optimized to operate at signaling rates up to 200 Mbps. All parts comply
with the multipoint low-voltage differential signaling
(M-LVDS) standard TIA/EIA-899. These circuits are
similar to their TIA/EIA-644 standard compliant LVDS
counterparts, with added features to address
multipoint applications. The driver output has been
designed to support multipoint buses presenting loads as low as 30 Ω, and incorporates controlled
transition times to allow for stubs off of the backbone
transmission line.
These devices have Type-1 and Type-2 receivers
that detect the bus state with as little as 50 mV of
differential input voltage over a common-mode
voltage range of -1 V to 3.4 V. The Type-1 receivers
exhibit 25 mV of differential input voltage hysteresis
to prevent output oscillations with slowly changing
signals or loss of input. Type-2 receivers include an
offset threshold to provide a known output state
under open-circuit, idle-bus, and other faults
conditions. The devices are characterized for
operation from –40°C to 85°C.
| 供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
|---|---|---|---|---|---|---|---|
SINOPOWER/大中 |
23+ |
DFN33 |
50000 |
全新原装正品现货,支持订货 |
|||
SINOPOWER/大中 |
24+ |
DFN33 |
27950 |
郑重承诺只做原装进口现货 |
|||
SINOPOWER/大中 |
2450+ |
DFN33 |
8850 |
只做原装正品假一赔十为客户做到零风险!! |
|||
SINO |
23+ |
SOP-8 |
11200 |
原厂授权一级代理、全球订货优势渠道、可提供一站式BO |
|||
26+ |
N/A |
70000 |
一级代理-主营优势-实惠价格-不悔选择 |
||||
TI |
24+ |
TSSOP20 |
157 |
||||
TI |
25+ |
TSSOP20 |
3000 |
强调现货,随时查询! |
|||
TI |
17+ |
TSSOP20 |
6200 |
100%原装正品现货 |
|||
TI |
25+ |
TSSOP-20 |
2630 |
百分百原装正品 真实公司现货库存 本公司只做原装 可 |
|||
TI |
2026+ |
TSSOP20 |
12268 |
全新原装现货,可出样品,可开增值税发票 |
SN65MLVD201D.B 资料下载更多...
SN65MLVD201D.B 芯片相关型号
- EEG
- M6NCTC-2303-R
- M6NCTC-2303-RSLASHQ
- PTH05010YAH
- PTH05010YAS
- SDC
- SDC-1-023
- SDC-2-023
- SDC-3-023
- SDC-4-023
- SDC-5-023
- SDC-6-023
- SN65MLVD201D
- SN65MLVD201DG4
- SN65MLVD201DR
- SN65MLVD201DR.B
- SN65MLVD206BD
- SN65MLVD206BD.B
- SN65MLVD206BDR
- SN65MLVD206BDR.B
- SN65MLVD206D
- SN65MLVD206D.B
- SN65MLVD206DG4
- SN65MLVD206DR
- SN65MLVD206DR.B
- SN65MLVD206DRG4.B
- SNJ54ABTH18502AHV
- V62SLASH04690-01XE
- V62SLASH04697-01XE
- V62SLASH04699-01XE
TI2相关芯片制造商
Datasheet数据表PDF页码索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97
- P98
- P99
- P100
- P101
- P102
- P103
- P104
- P105
- P106
- P107
- P108
- P109
- P110
