位置:SN65LVDS10X > SN65LVDS10X详情
SN65LVDS10X中文资料
SN65LVDS10X数据手册规格书PDF详情
1 Features
1• Receiver and Drivers Meet or Exceed the
Requirements of ANSI EIA/TIA-644 Standard
– SN65LVDS105 Receives Low-Voltage TTL
(LVTTL) Levels
– SN65LVDS104 Receives Differential Input
Levels, ±100 mV
• Typical Data Signaling Rates to 400 Mbps or
Clock Frequencies to 400 MHz
• Operates From a Single 3.3-V Supply
• Low-Voltage Differential Signaling With Typical
Output Voltage of 350 mV and a 100-Ω Load
• Propagation Delay Time
– SN65LVDS105 – 2.2 ns (Typ)
– SN65LVDS104 – 3.1 ns (Typ)
• LVTTL Levels Are 5-V Tolerant
• Electrically Compatible With LVDS, PECL,
LVPECL, LVTTL, LVCMOS, GTL, BTL, CTT,
SSTL, or HSTL Outputs With External Networks
• Driver Outputs Are High-Impedance When
Disabled or With VCC <1.5 V
• Bus-Pin ESD Protection Exceeds 16 kV
• SOIC and TSSOP Packaging
2 Applications
• Clock Distribution
• Wireless Base Stations
• Network Routers
3 Description
The SN65LVDS10x are a differential line receiver and
a LVTTL input (respectively) connected to four
differential line drivers that implement the electrical
characteristics of low-voltage differential signaling
(LVDS). LVDS, as specified in EIA/TIA-644 is a data
signaling technique that offers low-power, low-noise
coupling, and switching speeds to transmit data at
relatively long distances. (Note: The ultimate rate and
distance of data transfer is dependent upon the attenuation characteristics of the media, the noise
coupling to the environment, and other system
characteristics.)
The intended application of this device and signaling
technique is for point-to-point baseband data
transmission over controlled impedance media of
approximately 100 Ω. The transmission media may be printed-circuit board traces, backplanes, or cables.
Having the drivers integrated into the same substrate,
along with the low pulse skew of balanced signaling,
allows extremely precise timing alignment of the
signals repeated from the input. This is particularly
advantageous in distribution or expansion of signals
such as clock or serial data stream.
The SN65LVDS10x are characterized for operation from –40°C to 85°C.
The SN65LVDS10x are members of a family of LVDS
repeaters. A brief overview of the family is provided in the Selection Guide to LVDS Repeaters section.
| 供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
|---|---|---|---|---|---|---|---|
TI德州仪器 |
22+ |
24000 |
原装正品现货,实单可谈,量大价优 |
||||
TI |
24+ |
TSSOP |
6430 |
原装现货/欢迎来电咨询 |
|||
TI |
2025+ |
TSSOP |
3557 |
全新原厂原装产品、公司现货销售 |
|||
24+ |
3000 |
自己现货 |
|||||
TI |
25+ |
TSSOP |
2659 |
原装正品!公司现货!欢迎来电洽谈! |
|||
TexasInstruments |
18+ |
IC1:16LVDSSPLITTER64-TSS |
6800 |
公司原装现货/欢迎来电咨询! |
|||
Texas Instruments |
24+ |
64-TSSOP |
56300 |
一级代理/放心采购 |
|||
TI |
25+ |
SSOP-64 |
932 |
就找我吧!--邀您体验愉快问购元件! |
|||
TI |
23+ |
N/A |
560 |
原厂原装 |
|||
TI/德州仪器 |
23+ |
TSSOP |
50000 |
全新原装正品现货,支持订货 |
SN65LVDS10X 资料下载更多...
SN65LVDS10X 芯片相关型号
- 330022
- 330024-
- 53460
- 534600629
- CD74HC595DW
- CD74HC595DWR
- CD74HC595DWR.A
- CDCS502PW
- CDCS502PW.B
- CDCS502PWR
- CDCS502PWR.B
- CDCS502PWRG4
- CDCS502PWRG4.B
- DAC53401DSGR
- DAC53401DSGR.A
- DAC53401DSGRG4
- DAC53401DSGRG4.A
- DAC53401DSGT
- DAC53401DSGT.A
- DAC53701DSGR
- DAC53701DSGR.A
- DAC53701DSGT
- DAC53701DSGT.A
- DRV8701PRGET
- F28P559SJ2PMRQ1
- F28P559SJ2PMRQ1.A
- IGLR70R140D2S
- IRIDIUMSLI9670TPM20TOBO1
- SA22A
Datasheet数据表PDF页码索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97
- P98
- P99
- P100
- P101
- P102
- P103
- P104
- P105
- P106
