位置:SN54LVTH543 > SN54LVTH543详情
SN54LVTH543中文资料
SN54LVTH543数据手册规格书PDF详情
Support Mixed-Mode Signal Operation
(5-V Input and Output Voltages With
3.3-V VCC)
Typical VOLP (Output Ground Bounce)
<0.8 V at VCC = 3.3 V, TA = 25°C
Support Unregulated Battery Operation
Down to 2.7 V
Ioff and Power-Up 3-State Support Hot
Insertion
Bus Hold on Data Inputs Eliminates the
Need for External Pullup/Pulldown
Resistors
Latch-Up Performance Exceeds 500 mA Per
JESD 17
ESD Protection Exceeds JESD 22
− 2000-V Human-Body Model (A114-A)
− 200-V Machine Model (A115-A)
description/ordering information
These octal transceivers are designed specifically for low-voltage (3.3-V) VCC operation, but with the capability
to provide a TTL interface to a 5-V system environment.
The ’LVTH543 devices contain two sets of D-type latches for temporary storage of data flowing in either
direction. Separate latch-enable (LEAB or LEBA) and output-enable (OEAB or OEBA) inputs are provided for
each register, to permit independent control in either direction of data flow.
The A-to-B enable (CEAB) input must be low to enter data from A or to output data from B. If CEAB is low and
LEAB is low, the A-to-B latches are transparent; a subsequent low-to-high transition of LEAB puts the A latches
in the storage mode. With CEAB and OEAB both low, the 3-state B outputs are active and reflect the data present
at the output of the A latches. Data flow from B to A is similar, but requires using the CEBA, LEBA, and OEBA
inputs.
Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors
with the bus-hold circuitry is not recommended.
When VCC is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down.
However, to ensure the high-impedance state above 1.5 V, OE should be tied to VCC through a pullup resistor;
the minimum value of the resistor is determined by the current-sinking capability of the driver.
This device is fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry
disables the outputs, preventing damaging current backflow through the device when it is powered down. The
power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down,
which prevents driver conflict.
| 供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
|---|---|---|---|---|---|---|---|
TI德州仪器 |
22+ |
24000 |
原装正品现货,实单可谈,量大价优 |
||||
TI |
25+ |
二极管玻璃封装 |
18000 |
原厂直接发货进口原装 |
|||
TI |
25+ |
3378 |
绝对原装公司现货供应!价格优势 |
||||
24+ |
DIP16 |
3000 |
自己现货 |
||||
TI |
23+ |
CDIP |
5000 |
原装正品,假一罚十 |
|||
TI |
25+ |
CDIP14 |
2568 |
原装优势!绝对公司现货 |
|||
TexasInstruments |
23+ |
NA |
877 |
专做原装正品,假一罚百! |
|||
TI |
18+ |
CDIP |
85600 |
保证进口原装可开17%增值税发票 |
|||
TI |
24+ |
DIP |
200 |
进口原装正品优势供应 |
|||
TI |
三年内 |
1983 |
只做原装正品 |
SN54LVTH543 资料下载更多...
SN54LVTH543 芯片相关型号
- 48NAT-42V4-M2SLASHQ
- 48NAT-42V4-R
- 48NAT-42V4-RSLASHQ
- DS15BR400TSQ/NOPB
- DS15BR400TSQ/NOPB.A
- DS15BR401TSQ/NOPB
- DS15BR401TSQ/NOPB.A
- FBK12A24M1A
- FBK12A24M1B
- FBK12A24M1C
- FBK12A24MA
- SN74S181
- TK-D2428-FE0044
- UDS-2C-SSLASHE
- UDS-2C-SSLASHE2
- UDS-2C-SSLASHQ
- WRG23A2FWBNN
- WRG23A2FWCNN
- WRG23A2FWGEN
- WRG23A2FWGNN
- WRG23A2FWMEN
- WRG23A2FWMNN
- WRG23A2FWREN
- WRG23A2FWRNN
- WRG23A2FWUEN
- WRG23A2FWUNN
- WRG23A2FWWEN
- WRG23A2FWWNN
Datasheet数据表PDF页码索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97
- P98
- P99
- P100
- P101
- P102
- P103
- P104
- P105
- P106
