位置:SN54LVT16240 > SN54LVT16240详情
SN54LVT16240中文资料
SN54LVT16240数据手册规格书PDF详情
FEATURES
· Members of the Texas Instruments Widebus™
Family
· State-of-the-Art Advanced BiCMOS
Technology (ABT) Design for 3.3-V Operation
and Low Static-Power Dissipation
· Support Mixed-Mode Signal Operation (5-V
Input and Output Voltages With 3.3-V VCC)
· Support Unregulated Battery Operation Down
to 2.7 V
· Typical VOLP (Output Ground Bounce) <0.8 V
at VCC = 3.3 V, TA = 25°C
· Ioff and Power-Up 3-State Support Hot
Insertion
· Distributed VCC and GND Pins Minimize
High-Speed Switching Noise
· Flow-Through Architecture Optimizes PCB
Layout
· Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
· ESD Protection Exceeds JESD 22
– 2000-V Human-Body Model (A114-A)
– 200-V Machine Model (A115-A)
– 1000-V Charged-Device Model (C101)
· Package Options Include Plastic Shrink
Small-Outline (DL) and Thin Shrink
Small-Outline (DGG) Packages and 380-mil
Fine-Pitch Ceramic Flat (WD) Package Using
25-mil Center-to-Center Spacings
DESCRIPTION/ORDERING INFORMATION
The 'LVT16240 devices are 16-bit buffers and line drivers designed specifically for low-voltage (3.3-V) VCC
operation, but with the capability to provide a TTL interface to a 5-V system environment.
These devices are designed specifically to improve both the performance and density of 3-state memory
address drivers, clock drivers, and bus-oriented receivers and transmitters.
The devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. The devices provide
inverting outputs and symmetrical active-low output-enable (OE) inputs.
When VCC is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down.
However, to ensure the high-impedance state above 1.5 V, OE should be tied to VCC through a pullup resistor;
the minimum value of the resistor is determined by the current-sinking capability of the driver.
These devices are fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry
disables the outputs, preventing damaging current backflow through the devices when they are powered down.
The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down,
which prevents driver conflict.
| 供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
|---|---|---|---|---|---|---|---|
TI/德州仪器 |
23+ |
TQFP64 |
50000 |
全新原装正品现货,支持订货 |
|||
TI/德州仪器 |
23+ |
TQFP64 |
11200 |
原厂授权一级代理、全球订货优势渠道、可提供一站式BO |
|||
TI |
07+ |
TQFP64 |
84 |
一级代理,专注军工、汽车、医疗、工业、新能源、电力 |
|||
TI |
23+ |
TQFP64 |
3200 |
正规渠道,只有原装! |
|||
TI/德州仪器 |
24+ |
TQFP64 |
84 |
只供应原装正品 欢迎询价 |
|||
TI |
23+ |
TQFP64 |
5000 |
全新原装,支持实单,非诚勿扰 |
|||
TI |
23+ |
TQFP64 |
3200 |
公司只做原装,可来电咨询 |
|||
ADI |
23+ |
TQFP64 |
8000 |
只做原装现货 |
|||
TI |
25+ |
TQFP64 |
3200 |
原装正品长期现货 |
|||
TI |
2511 |
TQFP64 |
3200 |
电子元器件采购降本 30%!原厂直采,砍掉中间差价 |
SN54LVT16240 资料下载更多...
SN54LVT16240 芯片相关型号
- 18700
- AR50LC-10.000MHZ-CBA
- CFFPEBSL4BL
- CFFPL2BL
- CFFPL2WH
- CFFPL4BL
- CFFPL4IG
- CFFPL4IW
- CFFPL4WH
- CV115K20
- DX5MB210ST2P5IWL-XDL
- DX5MB210ST2P5IWL-XNH
- DX5MB210ST2P5IWL-XNL
- DX5MB210ST2P5IWL-XNN
- DX5MB210ST2P5IWL-XPV
- DX5MB210ST2P5IWL-XRH
- DX5MB210ST2P5IWL-XX1
- DX5MB210ST2P5IWL-XX2
- REF5010IDGKT
- REF5010IDGKT.A
- SN54LVT16245B
- SN54LVT16543
- SN54LVT16952
- SN54LVT182512
- SN54LVT18512
- SN74AC10
Datasheet数据表PDF页码索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97
- P98
- P99
- P100
- P101
- P102
- P103
- P104
- P105
- P106
- P107
