位置:SN54LVC374A > SN54LVC374A详情
SN54LVC374A中文资料
SN54LVC374A数据手册规格书PDF详情
1FEATURES
· Qualified for Automotive Applications
· ESD Protection Exceeds 2000 V Per
MIL-STD-883, Method 3015; Exceeds 200 V
Using Machine Model (C = 200 pF, R = 0)
· Operates From 2 V to 3.6 V
· Inputs Accept Voltages to 5.5 V
· Max tpd of 8.5 ns at 3.3 V
· Typical VOLP (Output Ground Bounce) < 0.8 V
at VCC = 3.3 V, TA = 25°C
· Typical VOHV (Output VOH Undershoot) > 2 V
at VCC = 3.3 V, TA = 25°C
· Supports Mixed-Mode Signal Operation on All
Ports (5-V Input/Output Voltage With 3.3-V VCC)
· Ioff Supports Partial-Power-Down Mode
Operation
DESCRIPTION/ORDERING INFORMATION
The SN74LVC374A octal edge-triggered D-type flip-flop is designed for 2.7-V to 3.6-V VCC operation.
This device features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance
loads. This device is particularly suitable for implementing buffer registers, input/output (I/O) ports, bidirectional
bus drivers, and working registers.
On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D)
inputs.
A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or
low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the
bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines
without interface or pullup components.
OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while
the outputs are in the high-impedance state.
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in
a mixed 3.3-V/5-V system environment.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,
preventing damaging current backflow through the device when it is powered down.
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
| 供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
|---|---|---|---|---|---|---|---|
TI/德州仪器 |
QQ咨询 |
CDIP |
104 |
全新原装 研究所指定供货商 |
|||
TI/德州仪器 |
22+ |
CDIP |
20000 |
公司只有原装 品质保障 |
|||
TI |
25+ |
CDIP-1.. |
3 |
全新现货 |
|||
TI |
17+ |
SSOP16 |
6200 |
100%原装正品现货 |
|||
TI |
23+ |
18/SOP |
5000 |
原装正品,假一罚十 |
|||
TI |
25+ |
SSOP16 |
2659 |
原装正品!公司现货!欢迎来电洽谈! |
|||
TI |
2026+ |
SSOP16 |
23828 |
全新原装现货,可出样品,可开增值税发票 |
|||
TI/德州仪器 |
2447 |
SSOP16 |
100500 |
一级代理专营品牌!原装正品,优势现货,长期排单到货 |
|||
TI/德州仪器 |
24+ |
SSOP16 |
9600 |
原装现货,优势供应,支持实单! |
|||
TI/德州仪器 |
23+ |
SSOP16 |
30016 |
一级代理原厂VIP渠道,专注军工、汽车、医疗、工业、 |
SN54LVC374A 资料下载更多...
SN54LVC374A 芯片相关型号
- 896-015-559-101
- 896-015-559-102
- 896-015-559-103
- 896-015-559-104
- 896-015-559-107
- 896-015-559-602
- 896-015-559-603
- 896-015-559-604
- 896-015-559-607
- 896-015-559-608
- 896-015-559-612
- DP-366P
- MATRIX-355
- SN54LVC04A
- SN54LVC14A
- SN54LVC541A
- SN54LVC573A
- SN54LVC574A
- SN54LVC646A
- SN54LVC652A
- ZW-41-07
- ZW-41-08
- ZW-41-09
- ZW-41-10
- ZW-41-11
- ZW-41-12
- ZW-41-13
- ZW-41-14
- ZW-41-15
- ZW-41-16
TI2相关芯片制造商
Datasheet数据表PDF页码索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97
- P98
- P99
- P100
- P101
- P102
- P103
- P104
- P105
- P106
- P107
- P108
