位置:SN54LVC374A > SN54LVC374A详情

SN54LVC374A中文资料

厂家型号

SN54LVC374A

文件大小

660.88Kbytes

页面数量

16

功能描述

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

数据手册

下载地址一下载地址二到原厂下载

生产厂商

TI2

SN54LVC374A数据手册规格书PDF详情

1FEATURES

· Qualified for Automotive Applications

· ESD Protection Exceeds 2000 V Per

MIL-STD-883, Method 3015; Exceeds 200 V

Using Machine Model (C = 200 pF, R = 0)

· Operates From 2 V to 3.6 V

· Inputs Accept Voltages to 5.5 V

· Max tpd of 8.5 ns at 3.3 V

· Typical VOLP (Output Ground Bounce) < 0.8 V

at VCC = 3.3 V, TA = 25°C

· Typical VOHV (Output VOH Undershoot) > 2 V

at VCC = 3.3 V, TA = 25°C

· Supports Mixed-Mode Signal Operation on All

Ports (5-V Input/Output Voltage With 3.3-V VCC)

· Ioff Supports Partial-Power-Down Mode

Operation

DESCRIPTION/ORDERING INFORMATION

The SN74LVC374A octal edge-triggered D-type flip-flop is designed for 2.7-V to 3.6-V VCC operation.

This device features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance

loads. This device is particularly suitable for implementing buffer registers, input/output (I/O) ports, bidirectional

bus drivers, and working registers.

On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D)

inputs.

A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or

low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the

bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines

without interface or pullup components.

OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while

the outputs are in the high-impedance state.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in

a mixed 3.3-V/5-V system environment.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,

preventing damaging current backflow through the device when it is powered down.

To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup

resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

更新时间:2026-3-5 16:30:00
供应商 型号 品牌 批号 封装 库存 备注 价格
TI/德州仪器
QQ咨询
CDIP
104
全新原装 研究所指定供货商
TI/德州仪器
22+
CDIP
20000
公司只有原装 品质保障
TI
25+
CDIP-1..
3
全新现货
TI
17+
SSOP16
6200
100%原装正品现货
TI
23+
18/SOP
5000
原装正品,假一罚十
TI
25+
SSOP16
2659
原装正品!公司现货!欢迎来电洽谈!
TI
2026+
SSOP16
23828
全新原装现货,可出样品,可开增值税发票
TI/德州仪器
2447
SSOP16
100500
一级代理专营品牌!原装正品,优势现货,长期排单到货
TI/德州仪器
24+
SSOP16
9600
原装现货,优势供应,支持实单!
TI/德州仪器
23+
SSOP16
30016
一级代理原厂VIP渠道,专注军工、汽车、医疗、工业、