位置:SM65MLVD080DGGR > SM65MLVD080DGGR详情

SM65MLVD080DGGR中文资料

厂家型号

SM65MLVD080DGGR

文件大小

584.29Kbytes

页面数量

30

功能描述

8-CHANNEL HALF-DUPLEX M-LVDS LINE TRANSCEIVERS

数据手册

下载地址一下载地址二到原厂下载

生产厂商

TI2

SM65MLVD080DGGR数据手册规格书PDF详情

FEATURES

· Low-Voltage Differential 30-W to 55-W Line

Drivers and Receivers for Signaling Rates (1)

Up to 250 Mbps; Clock Frequencies Up to

125 MHz

· Meets or Exceeds the M-LVDS Standard

TIA/EIA-899 for Multipoint Data Interchange

· Controlled Driver Output Voltage Transition

Times for Improved Signal Quality

· –1 V to 3.4 V Common-Mode Voltage Range

Allows Data Transfer With 2 V of Ground

Noise

· Bus Pins High Impedance When Driver

Disabled or V CC £ 1.5 V

· Independent Enables for each Driver

· Bus Pin ESD Protection Exceeds 8 kV

· Packaged in 64-Pin TSSOP (DGG)

· M-LVDS Bus Power Up/Down Glitch Free

APPLICATIONS

· Parallel Multipoint Data and Clock

Transmission Via Backplanes and Cables

· Low-Power High-Speed Short-Reach

Alternative to TIA/EIA-485

· Cellular Base Stations

· Central-Office Switches

· Network Switches and Routers

DESCRIPTION

The SN65MLVD080 and SN65MLVD082 provide

eight half-duplex transceivers for transmitting and

receiving Multipoint-Low-Voltage Differential Signals

in full compliance with the TIA/EIA-899 (M-LVDS)

standard, which are optimized to operate at signaling

rates up to 250 Mbps. The driver outputs have been

designed to support multipoint buses presenting

loads as low as 30-W and incorporates controlled

transition times to allow for stubs off of the backbone

transmission line.

The M-LVDS standard defines two types of receivers,

designated as Type-1 and Type-2. Type-1 receivers

(SN65MLVD080) have thresholds centered about

zero with 25 mV of hysteresis to prevent output

oscillations with loss of input; Type-2 receivers

(SN65MLVD082) implement a failsafe by using an

offset threshold. In addition, the driver rise and fall

times are between 1 and 2.0 ns, complying with the

M-LVDS standard to provide operation at 250 Mbps

while also accommodating stubs on the bus. Receiver outputs are slew rate controlled to reduce EMI and

crosstalk effects associated with large current surges.

The M-LVDS standard allows for 32 nodes on the bus

providing a high-speed replacement for RS-485

where lower common-mode can be tolerated or when

higher signaling rates are needed.

The driver logic inputs and the receiver logic outputs

are on separate pins rather than tied together as in

some transceiver designs. The drivers have separate

enables (DE) and the receivers are enabled globally

through (RE). This arrangement of separate logic

inputs, logic outputs, and enable pins allows for a

listen-while-talking operation. The devices are

characterized for operation from –40°C to 85°C.

SM65MLVD080DGGR产品属性

  • 类型

    描述

  • 型号

    SM65MLVD080DGGR

  • 制造商

    TI

  • 制造商全称

    Texas Instruments

  • 功能描述

    8-CHANNEL HALF-DUPLEX M-LVDS LINE TRANSCEIVERS

更新时间:2025-10-4 9:29:00
供应商 型号 品牌 批号 封装 库存 备注 价格
TI
SOP-8
68500
一级代理 原装正品假一罚十价格优势长期供货
TI
2025+
SOP-8
3550
全新原厂原装产品、公司现货销售
SEMIMOS
23+
TO-220
50000
全新原装正品现货,支持订货
SEMIMOS
19+
TO-220
516
一级代理,专注军工、汽车、医疗、工业、新能源、电力
ON-BRIGHT/昂宝
25+
TO-220F
188600
全新原厂原装正品现货 欢迎咨询
ON-BRIGHT/昂宝
23+
TO-220
11200
原厂授权一级代理、全球订货优势渠道、可提供一站式BO
24+
3000
自己现货
明微
22+
SOP8
56000
明微全系列在售,可送工厂样品
明微
23+
SOP8
25000
专业配单,原装正品假一罚十,代理渠道价格优
24+
N/A
57000
一级代理-主营优势-实惠价格-不悔选择