位置:M38510SLASH36101BEA > M38510SLASH36101BEA详情

M38510SLASH36101BEA中文资料

厂家型号

M38510SLASH36101BEA

文件大小

966.44Kbytes

页面数量

19

功能描述

4-BIT D-TYPE REGISTERS WITH 3-STATE OUTPUTS

数据手册

下载地址一下载地址二到原厂下载

生产厂商

TI2

M38510SLASH36101BEA数据手册规格书PDF详情

3-State Outputs Interface Directly With

System Bus

Gated Output-Control LInes for Enabling or

Disabling the Outputs

Fully Independent Clock Virtually

Eliminates Restrictions for Operating in

One of Two Modes:

– Parallel Load

– Do Nothing (Hold)

For Application as Bus Buffer Registers

Package Options Include Plastic

Small-Outline (D) Packages, Ceramic Flat

(W) Packages, Ceramic Chip Carriers (FK),

and Standard Plastic (N) and Ceramic (J)

DIPs

description

The ’173 and ’LS173A 4-bit registers include

D-type flip-flops featuring totem-pole 3-state

outputs capable of driving highly capacitive

or relatively low-impedance loads. The

high-impedance third state and increased

high-logic-level drive provide these flip-flops with

the capability of being connected directly to and

driving the bus lines in a bus-organized system without need for interface or pull-up components. Up to 128 of

the SN74173 or SN74LS173A outputs can be connected to a common bus and still drive two Series 54/74 or

54LS/74LS TTL normalized loads, respectively. Similarly, up to 49 of the SN54173 or SN54LS173A outputs can

be connected to a common bus and drive one additional Series 54/74 or 54LS/74LS TTL normalized load,

respectively. To minimize the possibility that two outputs will attempt to take a common bus to opposite logic

levels, the output control circuitry is designed so that the average output disable times are shorter than the

average output enable times.

Gated enable inputs are provided on these devices for controlling the entry of data into the flip-flops. When both

data-enable (G1, G2) inputs are low, data at the D inputs are loaded into their respective flip-flops on the next

positive transition of the buffered clock input. Gate output-control (M, N) inputs also are provided. When both

are low, the normal logic states (high or low levels) of the four outputs are available for driving the loads or bus

lines. The outputs are disabled independently from the level of the clock by a high logic level at either

output-control input. The outputs then present a high impedance and neither load nor drive the bus line. Detailed

operation is given in the function table.

The SN54173 and SN54LS173A are characterized for operation over the full military temperature range of

–55°C to 125°C. The SN74173 and SN74LS173A are characterized for operation from 0°C to 70°C.

更新时间:2025-10-14 19:00:00
供应商 型号 品牌 批号 封装 库存 备注 价格
MIT
24+
SSOP
20000
全新原厂原装,进口正品现货,正规渠道可含税!!
MITSUBIS
22+
SSOP
3000
原装正品,支持实单
MIT
2025+
SSOP
4165
全新原厂原装产品、公司现货销售
TI
23+
N/A
8000
只做原装现货
24+
3000
公司存货
MIT
20+
SSOP42
2960
诚信交易大量库存现货
MITSUBI
23+
SSOP42
13000
原厂授权一级代理,专业海外优势订货,价格优势、品种
MIT
98+
SSOP42
16
一级代理,专注军工、汽车、医疗、工业、新能源、电力
MITSUBISHI
22+
SSOP-42
5000
只做原装,假一赔十
MIT
25+
SSOP42
11127
只做原装进口!正品支持实单!