位置:ADC08D500CIYB/NOPB.A > ADC08D500CIYB/NOPB.A详情
ADC08D500CIYB/NOPB.A中文资料
ADC08D500CIYB/NOPB.A数据手册规格书PDF详情
1FEATURES
2• Internal Sample-and-Hold
• Single +1.9V ±0.1V Operation
• Choice of SDR or DDR Output Clocking
• Interleave Mode for 2x Sampling Rate
• Multiple ADC Synchronization Capability
• Ensured No Missing Codes
• Serial Interface for Extended Control
• Fine Adjustment of Input Full-Scale Range and selfOffset
• Duty Cycle Corrected Sample Clock
APPLICATIONS
• Direct RF Down Conversion
• Digital Oscilloscopes
• Satellite Set-Top Boxes
• Communications Systems
• Test Instrumentation
KEY SPECIFICATIONS
• Resolution 8 Bits
• Max Conversion Rate 500 MSPS (min)
• Bit Error Rate 10-18 (typ)
• ENOB @ 250 MHz Input 7.5 Bits (typ)
• DNL ±0.15 LSB (typ)
• Power Consumption
– Operating 1.4 W (typ)
– Power Down Mode 3.5 mW (typ)
DESCRIPTION
The ADC08D500 is a dual, low power, high
performance CMOS analog-to-digital converter that
digitizes signals to 8 bits resolution at sampling rates
up to 500 MSPS. Consuming a typical 1.4 Watts at
500 MSPS from a single 1.9 Volt supply, this device
is ensured to have no missing codes over the full operating temperature range. The unique folding and
interpolating architecture, the fully differential
comparator design, the innovative design of the
internal sample-and-hold amplifier and the selfOffset
calibration scheme enable a very flat response of all dynamic parameters beyond Nyquist, producing a
high 7.5 ENOB with a 250 MHz input signal and a
500 MHz sample rate while providing a 10-18 B.E.R.
Output formatting is offset binary and the LVDS
digital outputs are compatible with IEEE 1596.3-1996, with the exception of an adjustable common mode
voltage between 0.8V and 1.2V.
Each converter has a 1:2 demultiplexer that feeds
two LVDS buses and reduces the output data rate on
each bus to half the sampling rate. The two
converters can be interleaved and used as a single 1
GSPS ADC.
The converter typically consumes less than 3.5 mW
in the Power Down Mode and is available in a 128-
lead, thermally enhanced exposed pad HLQFP and
operates over the Industrial (-40°C ≤ TA ≤ +85°C)
temperature range.
| 供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
|---|---|---|---|---|---|---|---|
TI/德州仪器 |
24+ |
NA |
8600 |
正品原装,正规渠道,免费送样。支持账期,BOM一站式配齐 |
|||
TI/德州仪器 |
2450+ |
LQFP-128 |
9850 |
只做原厂原装正品现货或订货假一赔十! |
|||
TI/德州仪器 |
25+ |
N/A |
860000 |
明嘉莱只做原装正品现货 |
|||
TI |
17+ |
10000 |
原装正品 |
||||
TI |
N/A |
22+ |
569888 |
原装正品现货 支持BOM配单! |
|||
Texas Instruments |
128-HLQFP(20x20) |
60000 |
全新、原装 |
||||
NSC |
2018+ |
QFP |
26976 |
代理原装现货/特价热卖! |
|||
NSC |
23+ |
原厂原包封装 |
20000 |
全新原装假一赔十 |
|||
NSC |
24+ |
60 |
|||||
TI |
25+ |
8500 |
原装正品长期现货 |
ADC08D500CIYB/NOPB.A 资料下载更多...
ADC08D500CIYB/NOPB.A 芯片相关型号
- ADC08D1520CIYB/NO.A
- ADC08D1520CIYB/NOPB
- ADC08D500CIYB/NOPB
- ADC08D502CIYB/NOPB
- ADC08D502CIYB/NOPB.A
- ADC08DL500CIVV/NO.A
- ADC08DL500CIVV/NOPB
- ADC08DL502CIVV/NO.A
- ADC08DL502CIVV/NOPB
- ALTG-A41-B
- ALTG-A41-C
- ALTG-A41-D
- ALTG-A41-F
- ALTG-A41-FSLASHQ
- ALTG-A41-G
- ALTG-A41-SLASHQ
- ATC-7131-C/BL
- ATC-7131-C/BN
- ATC-7131-P/BL
- ATC-7131-P/BN
- ATC-7131-P/Q
- ATC-7131-R/BL
- ATC-7131-R/BN
- ATC-7131-R/Q
- SVF-64-D/Q
- SVF-64-F/CE
- SVF-64-F/Q
Datasheet数据表PDF页码索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97
- P98
- P99
- P100
- P101
- P102
- P103
- P104
- P105
- P106
- P107
