位置:V62/24630-01XE > V62/24630-01XE详情

V62/24630-01XE中文资料

厂家型号

V62/24630-01XE

文件大小

2983.15Kbytes

页面数量

64

功能描述

LMX1860-SEP Low-Noise, High-Frequency JESD204B/C Buffer, Multiplier and Divider

数据手册

下载地址一下载地址二到原厂下载

生产厂商

TI1

V62/24630-01XE数据手册规格书PDF详情

1 Features

• VID #V62/24630

– Total ionizing dose 30krad (ELDRS-free)

– Single event latch-up (SEL) immune up to

43MeV - cm2 /mg

– Single event functional interrupt (SEFI) immune

up to 43MeV - cm2 /mg

• Clock buffer for 300MHz to 15GHz frequency

• Ultra-Low Noise

– Noise floor of –159dBc/Hz at 6GHz output

– 36-fs additive jitter (100Hz to fCLK) at 6GHz

output

– 5fs additive jitter (100Hz - 100MHz)

• 4 high-frequency clocks with corresponding

SYSREF outputs

– Shared divide by 1 (Buffer), 2, 3, 4, 5, 6, 7, and

8

– Shared programmable multiplier x2, x3, and x4

• Support pin mode options to configure the device

without SPI

• LOGICLK output with corresponding SYSREF

output

– On separate divide bank

– 1, 2, 4 pre-divider

– 1 (bypass), 2, …, 1023 post divider

• 8 programmable output power levels

• Synchronized SYSREF clock outputs

– 508 delay step adjustments of less than 2.5ps

each at 12.8GHz

– Generator and repeater modes

– Windowing feature for SYSREFREQ pins to

optimize timing

• SYNC feature to all divides and multiple devices

• 2.5V operating voltage

• –55ºC to 125ºC operating temperature

• High Reliability

– Controlled Baseline

– One Assembly/Test Site

– One Fabrication Site

– Extended Product Life Cycle

– Product Traceability

2 Applications

• Radar imaging payload

• Communications payloads

• Command and data handling

• Data converter clocking

• Clock distribution/multiplication/division

3 Description

The LMX1860-SEP is an buffer, divider and multiplier

that features high frequency, ultra-low jitter, and

SYSREF outputs. This device combined with an ultralow

noise reference clock source is an exemplary

design for clocking data converters, especially when

sampling above 3GHz. Each of the 4 high frequency

clock outputs and additional LOGICLK output is

paired with a SYSREF output clock signal. The

SYSREF signal for JESD interfaces can either be

internally generated or passed in as an input and

re-clocked to the device clocks. This device can

distribute the multichannel, low skew, ultra-low noise

local oscillator signals to multiple mixers by disabling

the SYSREF outputs.

更新时间:2026-2-25 15:17:00
供应商 型号 品牌 批号 封装 库存 备注 价格
TI/德州仪器
25+
原厂封装
10280
原厂授权代理,专注军工、汽车、医疗、工业、新能源!
TI/德州仪器
25+
原厂封装
10280
TI/德州仪器
25+
原厂封装
11000
TI/德州仪器
25+
原厂封装
10280
TI
25+
BGA
1500
百分百原装正品 真实公司现货库存 本公司只做原装 可
TI
24+
BGA
1500
只做原装,欢迎询价,量大价优
TI
25+
BGA
1500
全新现货
TI
22+
8SO PowerPad
9000
原厂渠道,现货配单
TI
23+
8SO PowerPad
8000
只做原装现货
TexasInstruments
18+
ICREGBUCKADJ5A8SOPWRPAD
6580
公司原装现货/欢迎来电咨询!