位置:V62/24630-01XE > V62/24630-01XE详情
V62/24630-01XE中文资料
V62/24630-01XE数据手册规格书PDF详情
1 Features
• VID #V62/24630
– Total ionizing dose 30krad (ELDRS-free)
– Single event latch-up (SEL) immune up to
43MeV - cm2 /mg
– Single event functional interrupt (SEFI) immune
up to 43MeV - cm2 /mg
• Clock buffer for 300MHz to 15GHz frequency
• Ultra-Low Noise
– Noise floor of –159dBc/Hz at 6GHz output
– 36-fs additive jitter (100Hz to fCLK) at 6GHz
output
– 5fs additive jitter (100Hz - 100MHz)
• 4 high-frequency clocks with corresponding
SYSREF outputs
– Shared divide by 1 (Buffer), 2, 3, 4, 5, 6, 7, and
8
– Shared programmable multiplier x2, x3, and x4
• Support pin mode options to configure the device
without SPI
• LOGICLK output with corresponding SYSREF
output
– On separate divide bank
– 1, 2, 4 pre-divider
– 1 (bypass), 2, …, 1023 post divider
• 8 programmable output power levels
• Synchronized SYSREF clock outputs
– 508 delay step adjustments of less than 2.5ps
each at 12.8GHz
– Generator and repeater modes
– Windowing feature for SYSREFREQ pins to
optimize timing
• SYNC feature to all divides and multiple devices
• 2.5V operating voltage
• –55ºC to 125ºC operating temperature
• High Reliability
– Controlled Baseline
– One Assembly/Test Site
– One Fabrication Site
– Extended Product Life Cycle
– Product Traceability
2 Applications
• Radar imaging payload
• Communications payloads
• Command and data handling
• Data converter clocking
• Clock distribution/multiplication/division
3 Description
The LMX1860-SEP is an buffer, divider and multiplier
that features high frequency, ultra-low jitter, and
SYSREF outputs. This device combined with an ultralow
noise reference clock source is an exemplary
design for clocking data converters, especially when
sampling above 3GHz. Each of the 4 high frequency
clock outputs and additional LOGICLK output is
paired with a SYSREF output clock signal. The
SYSREF signal for JESD interfaces can either be
internally generated or passed in as an input and
re-clocked to the device clocks. This device can
distribute the multichannel, low skew, ultra-low noise
local oscillator signals to multiple mixers by disabling
the SYSREF outputs.
| 供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
|---|---|---|---|---|---|---|---|
TI/德州仪器 |
25+ |
原厂封装 |
10280 |
原厂授权代理,专注军工、汽车、医疗、工业、新能源! |
|||
TI/德州仪器 |
25+ |
原厂封装 |
10280 |
||||
TI/德州仪器 |
25+ |
原厂封装 |
11000 |
||||
TI/德州仪器 |
25+ |
原厂封装 |
10280 |
||||
TI |
25+ |
BGA |
1500 |
百分百原装正品 真实公司现货库存 本公司只做原装 可 |
|||
TI |
24+ |
BGA |
1500 |
只做原装,欢迎询价,量大价优 |
|||
TI |
25+ |
BGA |
1500 |
全新现货 |
|||
TI |
22+ |
8SO PowerPad |
9000 |
原厂渠道,现货配单 |
|||
TI |
23+ |
8SO PowerPad |
8000 |
只做原装现货 |
|||
TexasInstruments |
18+ |
ICREGBUCKADJ5A8SOPWRPAD |
6580 |
公司原装现货/欢迎来电咨询! |
V62/24630-01XE 资料下载更多...
V62/24630-01XE 芯片相关型号
- V62/24609-01XE
- V62/24610-01XE
- V62/24611-01XE
- V62/24616-01XE
- V62/24617-01XE
- V62/24618-01XE
- V62/24619-01XE
- V62/24620-01XE
- V62/24621-01XE
- V62/24622-01XE
- V62/24623-01XE
- VF1V154YD107
- VF1V184YD123
- VF1V184YE095
- VF1V334YF110
- YRM23F2BYAEN
- YRM23F2BYAFN
- YRM23F2BYAGN
- YRM23F2BYAHN
- YRM23F2BYALN
- YRM23F2BYANN
- YRM23F2BYBEN
- YRM23F2BYBGN
- YRM23F2BYBHN
- YRM23F2BYBLN
- YRM23F2BYBNN
- YRM23F2BYCEN
- YRM23F2BYCFN
- YRM23F2BYCGN
- YRM23F2BYCHN
TI1相关芯片制造商
Datasheet数据表PDF页码索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97
- P98
- P99
- P100
- P101
- P102
- P103
- P104
- P105
- P106
- P107
- P108
