位置:SN54SC4T32-SEP > SN54SC4T32-SEP详情

SN54SC4T32-SEP中文资料

厂家型号

SN54SC4T32-SEP

文件大小

1761.68Kbytes

页面数量

20

功能描述

SN54SC4T32-SEP Radiation Tolerant, Quadruple 2-Input Positive-OR Gates With Integrated Translation

数据手册

下载地址一下载地址二到原厂下载

生产厂商

TI

SN54SC4T32-SEP数据手册规格书PDF详情

1 Features

• Vendor item drawing available, VID

V62/23629-01XE

• Total ionizing dose characterized at 30 krad (Si)

– Total ionizing dose radiation lot acceptance

testing (TID RLAT) for every wafer lot to 30

krad (Si)

• Single-event effects (SEE) characterized:

– Single event latch-up (SEL) immune to linear

energy transfer (LET) = 43 MeV-cm2 /mg

– Single event transient (SET) characterized to

43 MeV-cm2 /mg

• Wide operating range of 1.2 V to 5.5 V

• Single-supply translating gates at 5/3.3/2.5/1.8/1.2

V VCC

– TTL compatible inputs:

• Up translation:

– 1.8-V – Inputs from 1.2 V

– 2.5-V – Inputs from 1.8 V

– 3.3-V – Inputs from 1.8 V, 2.5 V

– 5.0-V – Inputs from 2.5 V, 3.3 V

• Down translation:

– 1.2-V – Inputs from 1.8 V, 2.5 V, 3.3 V,

5.0 V

– 1.8-V – Inputs from 2.5 V, 3.3 V, 5.0 V

– 2.5-V – Inputs from 3.3 V, 5.0 V

– 3.3-V – Inputs from 5.0 V

• 5.5 V tolerant input pins

• Output drive up to 25 mA AT 5-V

• Latch-up performance exceeds 250 mA per

JESD 17

• Space enhanced plastic (SEP)

– Controlled baseline

– Gold bondwire

– NiPdAu lead finish

– One assembly and test site

– One fabrication site

– Military (–55°C to 125°C) temperature range

– Extended product life cycle

– Product traceability

– Meets NASAs ASTM E595 outgassing

specification

2 Applications

• Enable or disable a digital signal

• Controlling an indicator LED

• Translation between communication modules and

system controllers

3 Description

The SN54SC4T32-SEP contains four independent

2-input OR Gates with Schmitt-trigger inputs and

extended voltage operation to allow for level

translation. Each gate performs the Boolean function

Y = A + B in positive logic. The output level is

referenced to the supply voltage (VCC) and supports

1.8-V, 2.5-V, 3.3-V, and 5-V CMOS levels.

The input is designed with a lower threshold circuit to

support up translation for lower voltage CMOS inputs

(for example 1.2 V input to 1.8 V output or 1.8 V input

to 3.3 V output). Additionally, the 5-V tolerant input

pins enable down translation (for example 3.3 V to 2.5

V output).

更新时间:2025-12-9 15:36:00
供应商 型号 品牌 批号 封装 库存 备注 价格
TI
23+
CDIP
5000
原装正品,假一罚十
TI
25+
37
百分百原装正品 真实公司现货库存 本公司只做原装 可
TI
25+
DIP-8
369
长期原装现货,特价供应!
TI
23+
NA
320
专做原装正品,假一罚百!
TI
18+
CDIP
85600
保证进口原装可开17%增值税发票
TI
2018+
26976
代理原装现货/特价热卖!
TI
24+
DIP
200
进口原装正品优势供应
TI
DIP
1411
优势库存
TI
专业铁帽
DIP
67500
铁帽原装主营-可开原型号增税票
TI
23+
CDIP
50000
全新原装正品现货,支持订货