位置:LMK04828SNKDREP > LMK04828SNKDREP详情
LMK04828SNKDREP中文资料
LMK04828SNKDREP数据手册规格书PDF详情
1 Features
1• EP Features
– Gold Bondwires
– Temperature Range: –55 to +105 °C
– Lead Finish SnPb
• Maximum Distribution Frequency: 3.2 GHz
• JESD204B Support
• Ultra-Low RMS Jitter
– 88-fs RMS Jitter (12 kHz to 20 MHz)
– 91-fs RMS Jitter (100 Hz to 20 MHz)
– –162.5 dBc/Hz Noise Floor at 245.76 MHz
• Up to 14 Differential Device Clocks From PLL2
– Up to 7 SYSREF Clocks
– Maximum Clock Output Frequency 3.2 GHz
– LVPECL, LVDS, HSDS, LCPECL
Programmable Outputs From PLL2
• Up to 1 Buffered VCXO/Crystal Output From PLL1
– LVPECL, LVDS, 2xLVCMOS Programmable
• Multi-Mode: Dual PLL, Single PLL, and Clock
Distribution
• Dual Loop PLLatinum™ PLL Architecture
• PLL1
– Up to 3 Redundant Input Clocks
– Automatic and Manual Switchover Modes
– Hitless Switching and LOS
– Integrated Low-Noise Crystal Oscillator Circuit
– Holdover Mode When Input Clocks are Lost
• PLL2
– Normalized [1 Hz] PLL Noise Floor of
–227 dBc/Hz
– Phase Detector Rate up to 155 MHz
– OSCin Frequency-Doubler
– Two Integrated Low-Noise VCOs
• 50 Duty Cycle Output Divides, 1 to 32
(Even and Odd)
• Precision Digital Delay, Dynamically Adjustable
• 25-ps Step Analog Delay
• 3.15-V to 3.45-V Operation
• Package: 64-Pin WQFN (9.0 mm × 9.0 mm × 0.8
mm)
2 Applications
• Wireless Infrastructure
• Data Converter Clocking
• Networking, SONET/SDH, DSLAM
• Medical / Video / Military / Aerospace
• Test and Measurement
3 Description
The LMK04828-EP device is the industry's highest
performance clock conditioner with JESD204B
support.
The 14 clock outputs from PLL2 can be configured to
drive seven JESD204B converters or other logic
devices using device and SYSREF clocks. SYSREF
can be provided using both DC and AC coupling. Not
limited to JESD204B applications, each of the 14
outputs can be individually configured as highperformance
outputs for traditional clocking systems.
The high performance combined with features like the
ability to trade off between power or performance,
dual VCOs, dynamic digital delay, holdover, and
glitchless analog delay make the LMK04828-EP ideal
for providing flexible high-performance clocking trees.
供应商 | 型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
---|---|---|---|---|---|---|---|
TI(德州仪器) |
24+ |
QFN64EP(9x9) |
2317 |
只做原装,提供一站式配单服务,代工代料。BOM配单 |
|||
TI/德州仪器 |
25+ |
原厂封装 |
10280 |
原厂授权一级代理,专注军工、汽车、医疗、工业、新能源、电力! |
|||
TI |
三年内 |
1983 |
只做原装正品 |
||||
TI |
16+ |
WQFN |
10000 |
原装正品 |
|||
TI |
20+ |
IC |
2000 |
就找我吧!--邀您体验愉快问购元件! |
|||
TI |
24+ |
con |
10000 |
查现货到京北通宇商城 |
|||
TI |
24+ |
con |
2500 |
优势库存,原装正品 |
|||
TI(德州仪器) |
2447 |
- |
315000 |
一级代理专营品牌!原装正品,优势现货,长期排单到货 |
|||
TI(德州仪器) |
2021+ |
- |
499 |
||||
TI/德州仪器 |
23+ |
WQFN64 |
9990 |
只有原装 |
LMK04828SNKDREP 资料下载更多...
LMK04828SNKDREP 芯片相关型号
- EK65
- ES5G
- LMK04828
- LMK04828-EP
- LMK04828-EP_V01
- MBRD2060CT
- MUN2134
- STM32L552CEI3PTR
- STM32L552CEI3PXXX
- STM32L552CEI3QTR
- STM32L552CEI3QXXX
- STM32L552CEI6PTR
- STM32L552CEI6PXXX
- STM32L552CEI6QTR
- STM32L552CEI6QXXX
- STM32L552CET3PTR
- STM32L552CET6PTR
- STM32L552CET6PXXX
- STM32L552CET6QTR
- STM32L552CET6QXXX
- TPS7B8633QKVURQ1
- TPS7B8633QKVURQ1R2
- UTT10NP06L-S08-R
Datasheet数据表PDF页码索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97
Texas Instruments 美国德州仪器公司
德州仪器(Texas Instruments),简称TI,是全球领先的半导体公司,为现实世界的信号处理提供创新的数字信号处理(DSP)及模拟器件技术。除半导体业务外,还提供包括传感与控制、教育产品和数字光源处理解决方案。TI总部位于美国德克萨斯州的达拉斯,并在25多个国家设有制造、设计或销售机构。 德州仪器(TI)是全球领先的数字信号处理与模拟技术半导体供应商,亦是推动因特网时代不断发展的半导体引擎。 ----作为实时技术的领导者,TI正在快速发展,在无线与宽带接入等大型市场及数码相机和数字音频等新兴市场方面,TI凭借性能卓越的半导体解决方案不断推动着因特网时代前进的步伐! ----TI预想未