ADS78/8505EVM Users Guide

Features · Full-Featured Evaluation Board for the ADS7804, ADS7805 or ADS8505, parallel Analog to Digital Converters · Industry Standard ±10 V Analog Input Range · Built in reference · Parallel Interface with 3-state output drivers · Compatible with the 5-6K Interface Board for use with a va

排针

Contains all support circuitry needed for the ADS1146/ADS1246

文件：2.33022 Mbytes Page：27 Pages

TLV320AIC3104EVM and TLV320AIC3104EVM-PDK

文件：3.46745 Mbytes Page：60 Pages

Contains all support circuitry needed for the ADS1174/ADS1274

文件：2.69622 Mbytes Page：48 Pages

Contains all support circuitry needed for the ADS1148/ADS1248

文件：1.83652 Mbytes Page：34 Pages

2 DIMM DDR Fanout Buffer

DESCRIPTIONS The PLL103-07 is designed as a 2.5V buffer to distribute high-speed clocks in PC applications. The device has 12 outputs. These outputs can be configured to support 2 DDR DIMMs. The PLL103-07 can be used in conjunction with the PLL202-04 or similar clock synthesizer for the VIA Pro 2

2 DIMM DDR Fanout Buffer

DESCRIPTIONS The PLL103-07 is designed as a 2.5V buffer to distribute high-speed clocks in PC applications. The device has 12 outputs. These outputs can be configured to support 2 DDR DIMMs. The PLL103-07 can be used in conjunction with the PLL202-04 or similar clock synthesizer for the VIA Pro 2

2 DIMM DDR Fanout Buffer

DESCRIPTIONS The PLL103-07 is designed as a 2.5V buffer to distribute high-speed clocks in PC applications. The device has 12 outputs. These outputs can be configured to support 2 DDR DIMMs. The PLL103-07 can be used in conjunction with the PLL202-04 or similar clock synthesizer for the VIA Pro 2

LM60440AQEVM Users Guide

文件：1.33553 Mbytes Page：14 Pages

THROUGH-HOLE .025 SQ POST HEADER

文件：2.02116 Mbytes Page：2 Pages