N-Channel Enhancement-Mode Vertical DMOS FETs

Low Threshold DMOS Technology These low threshold enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertexs well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the

N-Channel Enhancement-Mode Vertical DMOS FETs

General Description This low threshold enhancement-mode (normally-off) transistor utilizes a vertical DMOS structure and Supertex’s well-proven silicon-gate manufacturing process. This combination produces a device with the power handling capabilities of bipolar transistors and with the high inpu

N-Channel Enhancement-Mode Vertical DMOS FET

Features • 2V Maximum Low Threshold • High Input Impedance • Low Input Capacitance • Fast Switching Speeds • Low On-Resistance • Free from Secondary Breakdown • Low Input and Output Leakage Applications • Logic-Level Interfaces (Ideal for TTL and CMOS) • Solid-State Relays • Battery-Ope

N-Channel Enhancement-Mode Vertical DMOS FET

文件：926.36 Kbytes Page：14 Pages

N-Channel Depletion-Mode Vertical DMOS FETs

文件：43.51 Kbytes Page：2 Pages