TMS320F2803价格

参考价格:¥38.7837

型号:TMS320F28030PAGQ 品牌:Texas 备注:这里有TMS320F2803多少钱,2025年最近7天走势,今日出价,今日竞价,TMS320F2803批发/采购报价,TMS320F2803行情走势销售排行榜,TMS320F2803报价。
型号 功能描述 生产厂家 企业 LOGO 操作

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803x Real-Time Microcontrollers

1 Features • High-efficiency 32-bit CPU (TMS320C28x) – 60MHz (16.67ns cycle time) – 16 × 16 and 32 × 32 MAC operations – 16 × 16 dual MAC – Harvard bus architecture – Atomic operations – Fast interrupt response and processing – Unified memory programming model – Code-efficient (in C/C++ a

TI

德州仪器

TMS320F2803产品属性

  • 类型

    描述

  • 型号

    TMS320F2803

  • 功能描述

    32位微控制器 - MCU Piccolo Micro

  • RoHS

  • 制造商

    Texas Instruments

  • 核心

    C28x

  • 处理器系列

    TMS320F28x

  • 数据总线宽度

    32 bit

  • 最大时钟频率

    90 MHz

  • 程序存储器大小

    64 KB 数据 RAM

  • 大小

    26 KB 片上

  • ADC

    Yes

  • 工作电源电压

    2.97 V to 3.63 V

  • 工作温度范围

    - 40 C to + 105 C

  • 封装/箱体

    LQFP-80

  • 安装风格

    SMD/SMT

更新时间:2025-12-24 23:00:00
IC供应商 芯片型号 品牌 批号 封装 库存 备注 价格
TI(德州仪器)
24+
TQFP-64
7133
原厂可订货,技术支持,直接渠道。可签保供合同
TI
25+
原封装
798000
原厂直接发货进口原装
德州仪器/TI
24+
2000
全新原装深圳仓库现货有单必成
TI/德州仪器
100000
代理渠道/只做原装/可含税
TI/德州仪器
25+
TQFP64
32360
TI/德州仪器全新特价TMS320F28034PAGQ即刻询购立享优惠#长期有货
TI
25+
TQFP64
6000
全新原装现货、诚信经营!
TI
23+
LQFP-64
23450
正规渠道,只有原装!
TI(德州仪器)
24+
TQFP-64(10x10)
6250
只做原装现货假一罚十!价格最低!只卖原装现货
TI
2046+
LQFP-64
4800
全新原装公司现货
TI
2024+
N/A
70000
柒号只做原装 现货价秒杀全网

TMS320F2803数据表相关新闻