DUAL TTL-to-DIFFERENTIAL PECL TRANSLATOR

DESCRIPTION The SY10/100ELT22 are dual TTL-to-differential PECL translators. Because PECL (Positive ECL) levels are used, only +5V and ground are required. The small outline 8-lead SOIC package and the low skew, dual gate design of the ELT22 makes it ideal for applications which require the tranl

DUAL TTL-to-DIFFERENTIAL PECL TRANSLATOR

文件：82.46 Kbytes Page：5 Pages

DUAL TTL-to-DIFFERENTIAL PECL TRANSLATOR

文件：54.24 Kbytes Page：5 Pages

CMOS/TTL to Differential PECL Translator

DESCRIPTION The AZ10/100ELT22 is a dual CMOS/TTL to differential PECL translator. Because PECL (Positive ECL) levels are used, only VCC and ground are required. The small outline packaging and the low skew, dual gate design of the ELT22 makes it ideal for applications that require the translation

CMOS/TTL to Differential PECL Translator

DESCRIPTION The AZ10/100ELT22 is a dual CMOS/TTL to differential PECL translator. Because PECL (Positive ECL) levels are used, only VCC and ground are required. The small outline packaging and the low skew, dual gate design of the ELT22 makes it ideal for applications that require the translation

CMOS/TTL to Differential PECL Translator

DESCRIPTION The AZ10/100ELT22 is a dual CMOS/TTL to differential PECL translator. Because PECL (Positive ECL) levels are used, only VCC and ground are required. The small outline packaging and the low skew, dual gate design of the ELT22 makes it ideal for applications that require the translation

CMOS/TTL to Differential PECL Translator

DESCRIPTION The AZ10/100ELT22 is a dual CMOS/TTL to differential PECL translator. Because PECL (Positive ECL) levels are used, only VCC and ground are required. The small outline packaging and the low skew, dual gate design of the ELT22 makes it ideal for applications that require the translation

CMOS/TTL to Differential PECL Translator

文件：72.43 Kbytes Page：6 Pages