DIFFERENTIAL PECL-to-TTL TRANSLATOR

DESCRIPTION The SY10/100ELT21 are single differential PECL-to-TTL translators. Because PECL (Positive ECL) levels are used, only +5V and ground are required. The small outline 8-lead SOIC package and low skew single gate design make the ELT21 ideal for applications that require the translation

DIFFERENTIAL PECL-to-TTL TRANSLATOR

文件：85.89 Kbytes Page：5 Pages

3.3V DIFFERENTIAL LVPECL-to-LVTTL TRANSLATOR

DESCRIPTION The SY10/100ELT21L are single differential LVPECL-to-LVTTL translators using a single +3.3V power supply. Because LVPECL (Low Voltage Positive ECL) levels are used, only +3.3V and ground are required. The small outline 8-lead SOIC package and low skew single gate design make the ELT21

DIFFERENTIAL PECL-to-TTL TRANSLATOR

DESCRIPTION The SY10/100ELT21 are single differential PECL-to-TTL translators. Because PECL (Positive ECL) levels are used, only +5V and ground are required. The small outline 8-lead SOIC package and low skew single gate design make the ELT21 ideal for applications that require the translation

Differential PECL to TTL Translator

Description The MC10ELT/100ELT21 is a differential PECL to TTL translator. Because PECL (Positive ECL) levels are used, only +5 V and ground are required. The small outline 8-lead package and the single gate of the ELT21 makes it ideal for those applications where space, performance and low pow

Differential PECL to CMOS/TTL or LVPECL to LVCMOS/LVTTL Translator

Description The SK10/100ELT21W is a single differential PECL to CMOS/TTL or LVPECL to LVCMOS/LVTTL Translator. Since PECL (Positive ECL) levels are used, only +VCC and ground are required. The small outline, 8 lead SOIC package, low skew, and the single gate design of the SK10/100ELT21W makes it