5V/3.3V 첨 4 DIVIDER

DESCRIPTION The SY10/100EL33/L are integrated ÷4 dividers. The differential clock inputs and the VBB allow a differential, single-ended or AC-coupled interface to the device. If used, the VBB output should be bypassed to ground with a 0.01µF capacitor. Also note that the VBB is designed to be u

5V/3.3V 첨 4 DIVIDER

文件：473.5 Kbytes Page：4 Pages

첨4 Divider

Description The MC10EL/100EL33 is an integrated ÷4 divider. The differential clock inputs and the VBB allow a differential, single-ended or AC coupled interface to the device. The VBB pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions,

5V ECL 첨4 Divider

文件：155.56 Kbytes Page：10 Pages

5V ECL 첨4 Divider

文件：155.56 Kbytes Page：10 Pages

Evaluation Board Manual for High Frequency SOIC 8

文件：202.47 Kbytes Page：20 Pages

5V ECL 첨4 Divider

文件：152.34 Kbytes Page：10 Pages