STP4925 is the dual P-Channel logic enhancement mode power field effect transistor which is produced using high cell density, DMOS trench technology.

文件：577.68 Kbytes Page：6 Pages

Dual P-Channel MOSFET uses advanced trench technology

文件：1.17902 Mbytes Page：4 Pages

Tranch MOSFET

TEMPERATURE COMPENSATED ZENER REFERENCE DIODES

• TEMPERATURE COMPENSATED ZENER REFERENCE DIODES • LEADLESS PACKAGE FOR SURFACE MOUNT • 19.2 VOLT NOMINAL ZENER VOLTAGE + 5 • LOW NOISE • DOUBLE PLUG CONSTRUCTION • METALLURGICALLY BONDED

TEMPERATURE COMPENSATED ZENER REFERENCE DIODES

• TEMPERATURE COMPENSATED ZENER REFERENCE DIODES • LEADLESS PACKAGE FOR SURFACE MOUNT • 19.2 VOLT NOMINAL ZENER VOLTAGE + 5 • LOW NOISE • DOUBLE PLUG CONSTRUCTION • METALLURGICALLY BONDED

VERY LOW DROP VOLTAGE REGULATOR

Description The L4925 is a monolithic integrated 5 V voltage regulator with a very low dropout output and additional functions such as power-on reset and programmable reset delay time. It is designed for supplying microcomputer controlled systems especially in automotive applications. Features

Dual P-Channel, Logic Level, PowerTrench MOSFET

General Description These P-Channel Logic Level MOSFETs are produced using Fairchild Semiconductors advanced PowerTrench process that has been especially tailored to minimize the on-state resistance and yet maintain low gate charge for superior switching performance. These devices are well suite

Dual P-Channel, Logic Level, PowerTrench MOSFET

General Description These P-Channel Logic Level MOSFETs are produced using Fairchild Semiconductors advanced PowerTrench process that has been especially tailored to minimize the on-state resistance and yet maintain low gate charge for superior switching performance. These devices are well suite