3.3-V ABT 16-BIT BUS TRANSCEIVERS AND REGISTERS ‘WITH 3-STATE OUTPUTS

Members of the Texas Instruments Widebus Family State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V VCC) Support Unregulated Battery Operation Down to 2

3.3V ABT 16 BIT BUS TRANSCEIVERS AND REGISTERS WITH 3 STATE OUTPUTS

文件：225.36 Kbytes Page：12 Pages

Low Voltage 16-Bit Transceiver/Register with 3-STATE Outputs

General Description The LVT16646 and LVTH16646 contains sixteen non-inverting bidirectional registered bus transceivers providing multiplexed transmission of data directly from the input bus or from the internal storage registers. Features ■ Input and output interface capability to systems

3.3 V 16-bit bus transceiver; 3-state

1. General description The 74LVT16646A is a high-performance BiCMOS product designed for VCC operation at 3.3 V. This device is a 16-bit transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions. The control function implementation minimizes externa

3.3V ABT 16-bit bus transceiver 3-State

General description The 74LVT16646A is a high-performance BiCMOS product designed for VCC operation at 3.3 V. This device is a 16-bit transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions. The control function implementation minimizes external timi

3.3V ABT 16-bit bus transceiver 3-State

General description The 74LVT16646A is a high-performance BiCMOS product designed for VCC operation at 3.3 V. This device is a 16-bit transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions. The control function implementation minimizes external timi

3.3 V 16-bit bus transceiver; 3-state

1. General description The 74LVT16646A is a high-performance BiCMOS product designed for VCC operation at 3.3 V. This device is a 16-bit transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions. The control function implementation minimizes externa