OCTAL D-TYPE FLIP-FLOP WITH CLOCK ENABLE

Contains Eight D-Type Flip-Flops With Single-Rail Outputs Clock Enable Latched to Avoid False Clocking Applications Include: Buffer/Storage Registers Shift Registers Pattern Generators Buffered Common Enable Input Package Options Include Plastic Small-Outline Packages and Standard Plast

封装/外壳：20-SOIC（0.295"，7.50mm 宽） 功能：标准 包装：管件 描述：IC FF D-TYPE SNGL 8BIT 20SOIC 集成电路（IC） 触发器

OCTAL D-TYPE FLIP-FLOP WITH CLOCK ENABLE

文件：813.93 Kbytes Page：13 Pages

OCTAL D-TYPE FLIP-FLOP WITH CLOCK ENABLE

文件：69.29 Kbytes Page：5 Pages

OCTAL D-TYPE FLIP-FLOP WITH CLOCK ENABLE

Contains Eight D-Type Flip-Flops With Single-Rail Outputs Clock Enable Latched to Avoid False Clocking Applications Include: Buffer/Storage Registers Shift Registers Pattern Generators Buffered Common Enable Input Package Options Include Plastic Small-Outline Packages and Standard Plast

OCTAL D-TYPE FLIP-FLOP WITH CLOCK ENABLE

Contains Eight D-Type Flip-Flops With Single-Rail Outputs Clock Enable Latched to Avoid False Clocking Applications Include: Buffer/Storage Registers Shift Registers Pattern Generators Buffered Common Enable Input Package Options Include Plastic Small-Outline Packages and Standard Plast

OCTAL D-TYPE FLIP-FLOP WITH CLOCK ENABLE

文件：813.93 Kbytes Page：13 Pages

OCTAL D-TYPE FLIP-FLOP WITH CLOCK ENABLE

文件：813.93 Kbytes Page：13 Pages

封装/外壳：20-SOIC（0.295"，7.50mm 宽） 功能：标准 包装：卷带（TR）剪切带（CT）Digi-Reel® 得捷定制卷带 描述：IC FF D-TYPE SNGL 8BIT 20SOIC 集成电路（IC） 触发器

Octal D-Type Flip-Flop with Clock Enable

General Description The 74F377 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously, when the Clock Enable (CE) is LOW. The register is fully edge-triggered. The state of each D input, one set

Octal D-type flip-flop with enable

DESCRIPTION The 74F377A has 8 edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered clock (CP) input loads all flip-flops simultaneously when the Enable (E) input is Low. The register is fully edge triggered. The state of each D input, one set-up time befor

Octal D-Type Flip-Flop with Clock Enable

General Description The 74F377 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously, when the Clock Enable (CE) is LOW. The register is fully edge-triggered. The state of each D input, one set

Octal D-Type Flip-Flop with Clock Enable

文件：75.98 Kbytes Page：7 Pages

Octal D Flip-Flop with Clock Enable

文件：143.07 Kbytes Page：8 Pages