8-BIT PARALLEL-OUT SERIAL SHIFT REGISTER

AND-Gated (Enable/Disable) Serial Inputs Fully Buffered Clock and Serial Inputs Direct Clear Package Options Include Plastic Small-Outline (D) Packages and Standard Plastic (N) 300-mil DIPs description This 8-bit parallel-out serial shift register features AND-gated serial (A and B) inpu

8-BIT PARALLEL-OUT SERIAL SHIFT REGISTER

文件：95.07 Kbytes Page：6 Pages

8-BIT PARALLEL-OUT SERIAL SHIFT REGISTER

文件：665.79 Kbytes Page：14 Pages

8-bit serial-in parallel-out shift register

DESCRIPTION The 74ALS164 is an 8-bit edge-triggered shift register with serial data entry and an output from each of the eight stages. Data is entered serially through one of two inputs (Dsa, Dsb); either input can be used as an active-high enable for data entry through the other input. Both in

8-bit serial-in parallel-out shift register

DESCRIPTION The 74ALS164 is an 8-bit edge-triggered shift register with serial data entry and an output from each of the eight stages. Data is entered serially through one of two inputs (Dsa, Dsb); either input can be used as an active-high enable for data entry through the other input. Both in

8-bit serial-in parallel-out shift register

DESCRIPTION The 74ALS164 is an 8-bit edge-triggered shift register with serial data entry and an output from each of the eight stages. Data is entered serially through one of two inputs (Dsa, Dsb); either input can be used as an active-high enable for data entry through the other input. Both in