OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

文件：574.06 Kbytes Page：2 Pages

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

文件：627.2 Kbytes Page：21 Pages

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

文件：756.64 Kbytes Page：20 Pages

Octal D-type flip-flop; positive edge-trigger; 3-state

1. General description The 74AHC574; 74AHCT574 are high-speed Si-gate CMOS devices and are pin compatible with Low Power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74AHC574; 74AHCT574 are octal D-type flip-flops featuring separate D-type inputs for

Octal D-type flip-flop; positive edge-trigger; 3-state

DESCRIPTION The 74AHC/AHCT574 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. FEATURES • 3-state non-inverting outputs for bus oriented applications • 8-bit positive, edge-tr

Octal D-type flip-flop; positive edge-trigger; 3-state

Octal D-type flip-flop; positive edge-trigger; 3-state

Octal D-type flip-flop; positive edge-trigger; 3-state