型号 | 功能描述 | 生产厂家&企业 | LOGO | 操作 |
---|---|---|---|---|
SN7497N.A | SYNCHRONOUS 6-BIT BINARY RATE MULTIPLIERS Perform Fixed-Rate or Variable-Rate Frequency Division For Applications in Arithmetic, Radar, Digital-to-Analog (D/A), Analog-to-Digital (A/D), and other Conversion Operations Typical Maximum Clock Frequency . . . 32 Megahertz | TI2 德州仪器 | ||
8.1G (up to HBR3) DisplayPort™ 4-lane Re-timer Features Built-in re-timers − Integrated re-timers (Link training-tunable PHY repeater) for DisplayPort up to HBR3 @ 8.1Gbps. Supports both transparent mode and non-transparent mode (transparent or LTTPR) − Loss compensation to recover up to 27dB Integrated AUX pass-through − Integrated A | ANALOGIX 硅谷数模 | |||
6G Active Re-driver with Linear Equalization for HDMI 2.0 Features • Built-in Re-driver with CTLE − Integrated Re-driver for HDMI2.0 up to 6Gbps − Supports DP++, HDMI Source applications − Loss compensation to recover up to -10dB channel loss @6Gbps • CTLE, Flat Gain and Swing configurations − Four-lane configurations set by pin strapping. − Indep | ANALOGIX 硅谷数模 | |||
10G Active Mux (1x2) with Integrated Re-timer for USB 3.2 Features * Built-in re-timer ㅡ Integrated re-timer for USB 3.2 up to Gen2 @ 10Gbps — Supports both Separate Reference Clock Independent SSC (SRIS) and Bit-Level Re-timer (BLR) Architectures of USB 3.2 Specification (Appendix-E) — Supports both host (source) and device (sink) applications in US | ANALOGIX 硅谷数模 | |||
20G Active Retimer for USB 3.2 Features Built-in re-timer - Integrated re-timer for USB 3.2 with two lanes up to Gen2 @ 10Gbps each for a combined 20G throughput - Supports both Separate Reference Clock Independent SSC (SRIS) and Bit-Level Re-timer (BLR) Architectures of USB 3.2 Specification - Supports both host (source) | ANALOGIX 硅谷数模 | |||
10G Active Mux (1x2) with Integrated Re-timer and CC Detection for USB 3.2 Features Built-in re-timer − Integrated re-timer for USB 3.2 up to Gen2 @ 10Gbps − Supports both Separate Reference Clock Independent SSC (SRIS) and Bit-Level Re-timer (BLR) Architectures of USB 3.2 Specification (Appendix-E) − Loss compensation to recover up to 23dB channel loss Integrat | ANALOGIX 硅谷数模 |
IC供应商 | 芯片型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
---|---|---|---|---|---|---|---|
TI |
20+ |
NA |
53650 |
TI原装主营-可开原型号增税票 |
|||
TI(德州仪器) |
2024+ |
- |
500000 |
诚信服务,绝对原装原盘 |
|||
TI |
2025+ |
PDIP-16 |
16000 |
原装优势绝对有货 |
|||
TI |
23+ |
SOP |
3200 |
正规渠道,只有原装! |
|||
TI |
2021 |
BGA |
1000 |
全新、原装 |
|||
TI |
23+ |
NA |
20000 |
||||
TI/德州仪器 |
23+ |
DIP-16 |
11200 |
原厂授权一级代理、全球订货优势渠道、可提供一站式BO |
|||
TI |
22+ |
16PDIP |
9000 |
原厂渠道,现货配单 |
|||
TI |
24+ |
DIP |
5371 |
||||
TexasInstruments |
18+ |
ICSYNC6BITBINRATEMULT16D |
6800 |
公司原装现货/欢迎来电咨询! |
SN7497N.A规格书下载地址
SN7497N.A参数引脚图相关
- t4242
- t40
- t2222
- t2010
- t100k
- sw-262
- stm32f103
- stm32
- stk
- stc89c52rc
- stc12c5a60s2
- st70
- st18
- sst25vf040
- sr2m
- spwm
- spice模型
- spd
- sp3232
- soc
- SN74F32
- SN74F30
- SN74F27
- SN74F21
- SN74F20
- SN74F11
- SN74F10
- SN74F08
- SN74F04
- SN74F02
- SN74F00
- SN74F
- SN74BCT
- SN74AVC
- SN74AUC
- SN74AS
- SN74ALS
- SN74AHC
- SN74AC
- SN74ABT125NSRG4
- SN74ABT125NSRE4
- SN74ABT125NSR
- SN74ABT125NE4
- SN74ABT125N
- SN74ABT125DRG4
- SN74ABT125DRE4
- SN74ABT125DR
- SN74ABT125DG4
- SN74ABT125DE4
- SN74ABT125DBRG4
- SN74ABT125DBRE4
- SN74ABT125DBR
- SN74ABT125DBLE
- SN74ABT125DB
- SN74ABT125D
- SN74ABT125
- SN74ABT
- SN7497NE4
- SN7497N3
- SN7497N
- SN7497
- SN7496N
- SN7496
- SN7495AN
- SN7495AJ
- SN7495A
- SN7494N
- SN7494
- SN7493AN
- SN7493A
- SN7492AN
- SN7492A
- SN7491AN
- SN7491A
- SN7490AN
- SN7490A
- SN7489N
- SN7489J
- SN7489
- SN7488A
- SN7486N
- SN7486J
- SN7486
- SN7485N
- SN7485J
SN7497N.A数据表相关新闻
SN74186NP1
SN74186NP1
2022-6-17SN74ABT125D
www.58chip.com
2022-5-11SN74ABT162827ADGGR
SN74ABT162827ADGGR
2021-10-28SN65VD251DR 进口原装,假一罚十
做的是诚信,卖的是良心。
2021-1-17SN7325A424E
SN7325A424E 深圳市拓亿芯电子有限公司,本公司具备一般纳税人,可开16点增值税票, 货源渠道保证原厂原装正品IC,诚信为本,薄利多销。
2019-3-6SN74ABT125DBLE-四总线三态输出缓冲器
SN74ABT125DBLE - 四总线三态输出缓冲器 “ABT125“翻两番总线缓冲门独立的线路驱动器,三态输出功能。每个输出 相关的输出使能(OE)输入为高时禁用。 这些设备是完全指定使用IOFF和电三态的热插入应用。 IOFF电路禁止输出,防止通过设备的损坏时,掉电电流回流。 电三态电路电和断电期间的输出置于高阻抗状态,这可防止驱动程序冲突。 为了确保高阻抗状态,在通电或断电,OE应连接到VCC通过一个上拉电阻;电阻器的最低值是确定的驱动器的电流吸收能力。 典型VOLP(输出接地反弹)
2012-11-7
DdatasheetPDF页码索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97
- P98
- P99
- P100
- P101
- P102
- P103