Output Features

DDR Zero Delay Clock Buffer • Low skew, low jitter PLL clock driver

• I2C for functional and output control

• Feedback pins for input to output synchronization

• Spread Spectrum tolerant inputs

• 3.3V tolerant CLK_INT input