型号 功能描述 生产厂家&企业 LOGO 操作
PLSI1032E-70LJ

High-Density Programmable Logic

Description The ispLSI and pLSI 1032E are High Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements

Lattice

莱迪思

PLSI1032E-70LJ

High-Density Programmable Logic

文件:301.86 Kbytes Page:17 Pages

Lattice

莱迪思

High-Density Programmable Logic

Description The ispLSI and pLSI 1032E are High Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements

Lattice

莱迪思

High-Density Programmable Logic

Description The ispLSI and pLSI 1032E are High Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements

Lattice

莱迪思

High-Density Programmable Logic

Description The ispLSI and pLSI 1032E are High Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements

Lattice

莱迪思

High-Density Programmable Logic

Description The ispLSI and pLSI 1032E are High Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements

Lattice

莱迪思

In-System Programmable High Density PLD

Description The ispLSI and pLSI 1032E are High Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements

Lattice

莱迪思

PLSI1032E-70LJ产品属性

  • 类型

    描述

  • 型号

    PLSI1032E-70LJ

  • 制造商

    LATTICE

  • 制造商全称

    Lattice Semiconductor

  • 功能描述

    High-Density Programmable Logic

更新时间:2025-8-9 23:01:00
IC供应商 芯片型号 品牌 批号 封装 库存 备注 价格
LATTE/莱迪斯
24+
NA/
3391
原厂直销,现货供应,账期支持!
Skyworks
23+
SOT-23-4
12000
全新原装假一赔十
Lattice
24+
PLCC44
80000
只做自己库存 全新原装进口正品假一赔百 可开13%增
LATTICE/莱迪斯
25+
PLCC
54648
百分百原装现货 实单必成 欢迎询价
LATTICE/莱迪斯
24+
PLCC
990000
明嘉莱只做原装正品现货
24+
PLCC
2700
全新原装自家现货优势!
LATTICE
07+
PLCC
3
一级代理,专注军工、汽车、医疗、工业、新能源、电力
LATTICE/莱迪斯
22+
PLCC
12000
只做原装、原厂优势渠道、假一赔十
GPS
23+
NA
549
专做原装正品,假一罚百!
LATTICE/莱迪斯
QQ咨询
PLCC
1348
全新原装 研究所指定供货商

PLSI1032E-70LJ数据表相关新闻