型号 功能描述 生产厂家 企业 LOGO 操作
PLSI1032E-70LJ

High-Density Programmable Logic

Description The ispLSI and pLSI 1032E are High Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements

LATTICE

莱迪思

PLSI1032E-70LJ

High-Density Programmable Logic

文件:301.86 Kbytes Page:17 Pages

LATTICE

莱迪思

High-Density Programmable Logic

Description The ispLSI and pLSI 1032E are High Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements

LATTICE

莱迪思

High-Density Programmable Logic

Description The ispLSI and pLSI 1032E are High Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements

LATTICE

莱迪思

High-Density Programmable Logic

Description The ispLSI and pLSI 1032E are High Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements

LATTICE

莱迪思

High-Density Programmable Logic

Description The ispLSI and pLSI 1032E are High Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements

LATTICE

莱迪思

In-System Programmable High Density PLD

Description The ispLSI and pLSI 1032E are High Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements

LATTICE

莱迪思

PLSI1032E-70LJ产品属性

  • 类型

    描述

  • 型号

    PLSI1032E-70LJ

  • 制造商

    LATTICE

  • 制造商全称

    Lattice Semiconductor

  • 功能描述

    High-Density Programmable Logic

更新时间:2026-3-10 9:58:00
IC供应商 芯片型号 品牌 批号 封装 库存 备注 价格
LATTICE
原厂封装
9800
原装进口公司现货假一赔百
LATTICE/莱迪斯
23+
PLCC
50000
全新原装正品现货,支持订货
Lattice
1995
PLCC
21
原装现货海量库存欢迎咨询
LATTICE
24+
PLCC
3000
只做原装正品现货 欢迎来电查询15919825718
LATTICE/莱迪斯
2450+
QFP
9850
只做原厂原装正品现货或订货假一赔十!
LATTICE/莱迪斯
2026+
PLCC
54648
百分百原装现货 实单必成 欢迎询价
LATTICE/莱迪斯
24+
PLCC
990000
明嘉莱只做原装正品现货
Lattice
22+
PLCC44
20000
公司只做原装 品质保障
LATTICE/莱迪斯
23+
PLCC-44
364122
原厂授权一级代理,专业海外优势订货,价格优势、品种
Lattice
23+
QFP
89630
当天发货全新原装现货

PLSI1032E-70LJ数据表相关新闻