型号 功能描述 生产厂家&企业 LOGO 操作
PDM41024

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

1 Megabit Static RAM 128K x 8-Bit

[Paradigm-Technology] Description The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE

ETCList of Unclassifed Manufacturers

未分类制造商

ETC

PDM41024产品属性

  • 类型

    描述

  • 型号

    PDM41024

  • 功能描述

    1 Megabit Static RAM 128K x 8-Bit

更新时间:2025-8-5 23:01:00
IC供应商 芯片型号 品牌 批号 封装 库存 备注 价格
PARADIGM
24+
NA/
3268
原厂直销,现货供应,账期支持!
PARADIC
24+
CDIP
80000
只做自己库存 全新原装进口正品假一赔百 可开13%增
PAR
24+/25+
91
原装正品现货库存价优
PARADIGM
24+
SOJ
20000
全新原厂原装,进口正品现货,正规渠道可含税!!
PARADIGM
9349+
DIP32
28
一级代理,专注军工、汽车、医疗、工业、新能源、电力
PARADIGM
QQ咨询
CDIP
171
全新原装 研究所指定供货商
PARADIGM
23+
NA
377
专做原装正品,假一罚百!
PARADIGM
9651
126
公司优势库存 热卖中!
PARADGM
2023+
5800
进口原装,现货热卖
PARADIGM
23+
SOJ32
3000
原装正品假一罚百!可开增票!

PDM41024芯片相关品牌

  • ANALOGICTECH
  • ASTRODYNE
  • CT
  • DSK
  • EIC
  • EMCORE
  • EXXELIA
  • MTRONPTI
  • NTE
  • P-TEC
  • WECO
  • Yamaha

PDM41024数据表相关新闻