Surface Mount Dual Bias Resistor Transistor NPN Silicon

Surface Mount Dual Bias Resistor Transistor NPN Silicon

Dual Bias ResistorTransistors

Dual Bias ResistorTransistors NPN Silicon Surface Mount Transistors with Monolithic Bias Resistor Network The BRT (Bias Resistor Transistor) contains a single transistor with a monolithic bias network consisting of two resistors; a series base resistor and a base–emitter resistor. These digital

BIAS RESISTOR TRANSISTOR DUAL NPN WITH MONOLITHIC BIAS RESISTOR NETWORK

DESCRIPTION The BRT (Bias Resistor Transistor) contains a single transistor with a monolithic bias network consisting of two resistors; a series base resistor and a base emitter resistor. These digital transistors are designed to replace a single device and its external resistor bias network

BIAS RESISTOR TRANSISTORS

Surface Mount Dual Bias Resistor Transistor

文件：581.71 Kbytes Page：9 Pages

Dual Bias Resistor Transistors

Dual Bias Resistor Transistors NPN Silicon Surface Mount Transistors with Monolithic Bias Resistor Network The BRT (Bias Resistor Transistor) contains a single transistor with a monolithic bias network consisting of two resistors; a series base resistor and a base–emitter resistor. These digita

Dual Bias Resistor Transistors

NPN Silicon Surface Mount Transistors with Monolithic Bias Resistor Network The BRT (Bias Resistor Transistor) contains a single transistor with a monolithic bias network consisting of two resistors; a series base resistor and a base–emitter resistor. These digital transistors are designed to re

Dual NPN Bias Resistor Transistors

文件：116.46 Kbytes Page：6 Pages

双 NPN 双极数字晶体管 (BRT)

Digital Transistors

Dual Bias Resistor Transistors

文件：139.52 Kbytes Page：21 Pages

Dual Bias Resistor Transistors

文件：151.62 Kbytes Page：20 Pages

Dual Bias ResistorTransistors

文件：501.15 Kbytes Page：8 Pages

Dual Bias Resistor Transistors

文件：139.52 Kbytes Page：21 Pages

Dual Bias Resistor Transistors

文件：216.54 Kbytes Page：20 Pages

Dual NPN Bias Resistor Transistors

文件：116.46 Kbytes Page：6 Pages

High Voltage Latch-Up Proof

GENERAL DESCRIPTION The ADG5236 is a monolithic CMOS device containing two independently selectable single-pole/double throw (SPDT) switches. An EN input on the LFCSP package enables or disables the device. When disabled, all channels switch off. Each switch conducts equally well in both directio

High Voltage Latch-Up Proof

GENERAL DESCRIPTION The ADG5236 is a monolithic CMOS device containing two independently selectable single-pole/double throw (SPDT) switches. An EN input on the LFCSP package enables or disables the device. When disabled, all channels switch off. Each switch conducts equally well in both directio

Normal mount & push-push eject type

文件：255.85 Kbytes Page：2 Pages

SMD Zener Diode

文件：132.8 Kbytes Page：5 Pages

Devices Connected

文件：1.18414 Mbytes Page：12 Pages