.156 HEADER & HOUSING .156 [3.96] CENTERLINE

文件：129.61 Kbytes Page：1 Pages

Isolated 2W SM 2:1 Input Single Output DC/DC Converters

文件：813.92 Kbytes Page：12 Pages

线槽配件

Octal Bi-Directional Transceiver with 3-STATE Outputs

General Description The ABT245 contains eight non-inverting bidirectional buffers with 3-STATE outputs and is intended for bus-oriented applications. Current sinking capability is 64 mA on both the A and B ports. Features ■Bidirectional non-inverting buffers ■A and B output sink capa

Octal Buffer/Line Driver with 3-STATE Outputs

General Description The VHCT540A is an advanced high-speed CMOS device fabricated with silicon gate CMOS technology. It achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The VHCT540A is an octal buffer/line driv

Low Voltage Octal Buffer/Line Driver with 3-STATE Outputs

General Description The LVX240 is an octal inverting buffer and line driver designed to be employed as a memory address driver, clock driver and bus oriented transmitter or receiver which provides improved PC board density. The inputs tolerate up to 7V allowing interface of 5V systems to 3V syste

Low Voltage Buffer/Line Driver with 5V Tolerant Inputs and Outputs with 26ohm Series Resistors in the Outputs

General Description The LCX2244 contains eight non-inverting buffers with 3-STATE outputs. The device may be employed as a memory address driver, clock driver and bus-oriented transmitter/receiver. The LCX2244 is designed for low voltage (2.5V or 3.3V) VCC applications with capability of interfac

8-Bit Magnitude Comparator (Equality Detector)

General Description The MM74HC688 equality detector utilizes advanced silicon-gate CMOS technology to compare bit for bit two 8-bit words and indicates whether or not they are equal. The P Q output indicates equality when it is LOW. A single active low enable is provided to facilitate cascading

Octal Transparent Latch with 3-STATE Outputs

General Description The AC/ACT373 consists of eight latches with 3-STATE outputs for bus organized system applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Out

Low Voltage Octal D-Type Flip-Flop with 5V Tolerant Inputs and Outputs

General Description The LCX574 is a high-speed, low power octal flip-flop with a buffered common Clock (CP) and a buffered common Output Enable (OE). The information presented to the D inputs is stored in the flip-flops on the LOW-to-HIGH Clock (CP) transition. The LCX574 is functionally identic

PCI/USB ADSL CHIPSET

DESCRIPTION The Unicorn II chipset is designed to simplify the development of low-cost ADSL CPE modems for Windows, Mac and Linux based environments and enables manufacturers to achieve a very competitive production cost. Due to its controller-less architecture and particularly the advantage th

PCI/USB ADSL CHIPSET

DESCRIPTION The Unicorn II chipset is designed to simplify the development of low-cost ADSL CPE modems for Windows, Mac and Linux based environments and enables manufacturers to achieve a very competitive production cost. Due to its controller-less architecture and particularly the advantage th

PCI/USB ADSL CHIPSET

DESCRIPTION The Unicorn II chipset is designed to simplify the development of low-cost ADSL CPE modems for Windows, Mac and Linux based environments and enables manufacturers to achieve a very competitive production cost. Due to its controller-less architecture and particularly the advantage th

Low Voltage Transceiver/Register with 5V Tolerant Inputs and Outputs

General Description The LCX652 consists of bus transceiver circuits with Dtype flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock

4-to-16 Line Decoder

General Description The MM74HC154 decoder utilizes advanced silicon-gate CMOS technology, and is well suited to memory address decoding or data routing applications. It possesses high noise immunity, and low power consumption of CMOS with speeds similar to low power Schottky TTL circuits.

Isolated 2W SM 2:1 Input Single Output DC-DC Converters

UL60950 recognised for reinforced insulation ANSI/AAMI ES60601-1, 1 MOPP/ 2 MOOPs recognised4 3kVAC isolation test voltage ‘Hi Pot Test’ Continuous short circuit protection Output voltage trim Remote on/off pin No electrolytic capacitors Operation up to 105°C (with derating) 21 input ran

Isolated 2W SM 2:1 Input Single Output DC-DC Converters

UL60950 recognised for reinforced insulation ANSI/AAMI ES60601-1, 1 MOPP/ 2 MOOPs recognised4 3kVAC isolation test voltage ‘Hi Pot Test’ Continuous short circuit protection Output voltage trim Remote on/off pin No electrolytic capacitors Operation up to 105°C (with derating) 21 input ran

Isolated 2W SM 2:1 Input Single Output DC-DC Converters

UL60950 recognised for reinforced insulation ANSI/AAMI ES60601-1, 1 MOPP/ 2 MOOPs recognised4 3kVAC isolation test voltage ‘Hi Pot Test’ Continuous short circuit protection Output voltage trim Remote on/off pin No electrolytic capacitors Operation up to 105°C (with derating) 21 input ran

Isolated 2W SM 2:1 Input Single Output DC-DC Converters

UL60950 recognised for reinforced insulation ANSI/AAMI ES60601-1, 1 MOPP/ 2 MOOPs recognised4 3kVAC isolation test voltage ‘Hi Pot Test’ Continuous short circuit protection Output voltage trim Remote on/off pin No electrolytic capacitors Operation up to 105°C (with derating) 21 input ran

Isolated 2W SM 2:1 Input Single Output DC-DC Converters

UL60950 recognised for reinforced insulation ANSI/AAMI ES60601-1, 1 MOPP/ 2 MOOPs recognised4 3kVAC isolation test voltage ‘Hi Pot Test’ Continuous short circuit protection Output voltage trim Remote on/off pin No electrolytic capacitors Operation up to 105°C (with derating) 21 input ran

Isolated 2W SM 2:1 Input Single Output DC-DC Converters

UL60950 recognised for reinforced insulation ANSI/AAMI ES60601-1, 1 MOPP/ 2 MOOPs recognised4 3kVAC isolation test voltage ‘Hi Pot Test’ Continuous short circuit protection Output voltage trim Remote on/off pin No electrolytic capacitors Operation up to 105°C (with derating) 21 input ran

Isolated 2W SM 2:1 Input Single Output DC-DC Converters

UL60950 recognised for reinforced insulation ANSI/AAMI ES60601-1, 1 MOPP/ 2 MOOPs recognised4 3kVAC isolation test voltage ‘Hi Pot Test’ Continuous short circuit protection Output voltage trim Remote on/off pin No electrolytic capacitors Operation up to 105°C (with derating) 21 input ran

Isolated 2W SM 2:1 Input Single Output DC-DC Converters

UL60950 recognised for reinforced insulation ANSI/AAMI ES60601-1, 1 MOPP/ 2 MOOPs recognised4 3kVAC isolation test voltage ‘Hi Pot Test’ Continuous short circuit protection Output voltage trim Remote on/off pin No electrolytic capacitors Operation up to 105°C (with derating) 21 input ran

Isolated 2W SM 2:1 Input Single Output DC-DC Converters

UL60950 recognised for reinforced insulation ANSI/AAMI ES60601-1, 1 MOPP/ 2 MOOPs recognised4 3kVAC isolation test voltage ‘Hi Pot Test’ Continuous short circuit protection Output voltage trim Remote on/off pin No electrolytic capacitors Operation up to 105°C (with derating) 21 input ran

Low Voltage Octal D-Type Flip-Flop with 5V Tolerant Inputs and Outputs

文件：765.18 Kbytes Page：14 Pages

Low Voltage Bidirectional Transceiver with 5V Tolerant Inputs and Outputs and 26ohm Series Resistors on Both A and B Ports

文件：121.42 Kbytes Page：10 Pages

Triple Video Drivers with Selectable HD/Progressive/SD/Bypass Filters

文件：59.13 Kbytes Page：1 Pages

Low Voltage Inverting Octal Buffer/Line Driver with 3-STATE Outputs and 25OHM Series Resistors in the Outputs

文件：111.32 Kbytes Page：7 Pages

Low Voltage Octal D-Type Flip-Flop with 3-STATE Outputs

文件：94.85 Kbytes Page：7 Pages

Octal D-Type Flip-Flop

文件：532.07 Kbytes Page：10 Pages

IEEE 1284 Transceiver

文件：265.88 Kbytes Page：7 Pages

Octal D-Type Flip-Flop with 3-STATE Outputs

文件：209.16 Kbytes Page：9 Pages

.156 HEADER & HOUSING .156 [3.96] CENTERLINE

文件：129.61 Kbytes Page：1 Pages

可控硅（晶闸管）模块

整流模块

ADSL TRANSCEIVER CONTROLLER

文件：634.14 Kbytes Page：25 Pages

ADSL TRANSCEIVER CONTROLLER

文件：634.14 Kbytes Page：25 Pages

ADSL TRANSCEIVER CONTROLLER

文件：634.14 Kbytes Page：25 Pages

INTEGRATED ADSL CMOS ANALOG FRONT-END CIRCUIT

文件：533.45 Kbytes Page：21 Pages

QUAD INTEGRATED ADSL CMOS ANALOG FRONT END CIRCUIT

文件：513.51 Kbytes Page：15 Pages

QUAD INTEGRATED ADSL CMOS ANALOG FRONT END CIRCUIT

文件：513.51 Kbytes Page：15 Pages

QUAD ADSL DMT TRANSCEIVER

文件：662.07 Kbytes Page：23 Pages

QUAD ADSL DMT TRANSCEIVER

文件：662.07 Kbytes Page：23 Pages

QUAD ADSL DMT TRANSCEIVER

文件：662.07 Kbytes Page：23 Pages

N & P-Channel Enhancement Mode Power MOSFET

文件：324.67 Kbytes Page：11 Pages

4-to-16 Line Decoder with Latch

文件：78.59 Kbytes Page：7 Pages

P-Channel Logic Level Enhancement Mode MOSFET

文件：382.07 Kbytes Page：13 Pages

P-Channel Logic Level Enhancement Mode MOSFET

文件：418.26 Kbytes Page：12 Pages

P-Channel Enhancement Mode MOSFET

文件：410.62 Kbytes Page：13 Pages

Ultraviolet LED Chip

文件：1.05665 Mbytes Page：4 Pages

Ultraviolet LED Chip

文件：1.05665 Mbytes Page：4 Pages

Ultraviolet LED Chip

文件：1.7184 Mbytes Page：4 Pages

Ultraviolet LED Chip

文件：1.7184 Mbytes Page：4 Pages

Ultraviolet LED Chip

文件：1.032819 Mbytes Page：4 Pages

Ultraviolet LED Chip

文件：1.032819 Mbytes Page：4 Pages

N- And P-Channel Logic Level Enhancement Mode MOSFET

文件：478.76 Kbytes Page：13 Pages

N- AND P-CHANNEL ENHANCEMENT MODE POWER MOSFET

文件：235.83 Kbytes Page：9 Pages

N- and P-Channel 60-V (D-S) MOSFET

文件：1.18615 Mbytes Page：14 Pages

Ultraviolet LED Chip

文件：1.04473 Mbytes Page：4 Pages

Ultraviolet LED Chip

文件：1.04473 Mbytes Page：4 Pages