LOW-VOLTAGE CMOS DUAL D-TYPE FLIP-FLOP

Low−Voltage CMOS Dual D−Type Flip−Flop With 5 V−Tolerant Inputs The MC74LCX74 is a high performance, dual D−type flip−flop with asynchronous clear and set inputs and complementary (O, O) outputs. It operates from a 2.3 to 3.6 V supply. High impedance TTL compatible inputs significantly reduce

LOW-VOLTAGE CMOS DUAL D-TYPE FLIP-FLOP

The MC74LCX74 is a high performance, dual D–type flip–flop with asynchronous clear and set inputs and complementary (O, O) outputs. It operates from a 2.7 to 3.6V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer i

Low-Voltage CMOS Dual D-Type Flip-Flop With 5 V?뭈olerant Inputs

文件：86.85 Kbytes Page：8 Pages

封装/外壳：14-SOIC（0.209"，5.30mm 宽） 功能：设置（预设）和复位 包装：卷带（TR） 描述：IC FF D-TYPE DUAL 1BIT 14SOEIAJ 集成电路（IC） 触发器

封装/外壳：14-SOIC（0.209"，5.30mm 宽） 功能：设置（预设）和复位 包装：卷带（TR） 描述：IC FF D-TYPE DUAL 1BIT 14SOEIAJ 集成电路（IC） 触发器

Low-Voltage CMOS Dual D-Type Flip-Flop With 5 V?뭈olerant Inputs

文件：86.85 Kbytes Page：8 Pages

Low Voltage Dual D-Type Positive Edge-Triggered Flip-Flop with 5V Tolerant Inputs

General Description The LCX74 is a dual D-type flip-flop with Asynchronous Clear and Set inputs and complementary (Q, Q) outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. After the Clock Pulse input threshold voltage has been passed, the Da

LOW VOLTAGE CMOS DUAL D-TYPE FLIP FLOP WITH 5V TOLERANT INPUTS

DESCRIPTION The 74LCX74 is a low voltage CMOS DUAL D-TYPE FLIP FLOP WITH PRESET AND CLEAR NON INVERTING fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. It is ideal for low power and high speed 3.3V applications; it can be interfaced to 5V signal environment

Low Voltage Dual D-Type Positive Edge-Triggered Flip-Flop with 5V Tolerant Inputs

General Description The LCX74 is a dual D-type flip-flop with Asynchronous Clear and Set inputs and complementary (Q, Q) outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. After the Clock Pulse input threshold voltage has been passed, the Da

Low Voltage Dual D-Type Positive Edge-Triggered Flip-Flop with 5V Tolerant Inputs

文件：682.58 Kbytes Page：13 Pages

Low voltage CMOS dual D-Type Flip Flop with 5V tolerant inputs

文件：433.03 Kbytes Page：17 Pages