位置：首页 > IC中文资料第9674页 > MC74AC373
MC74AC373价格
参考价格：￥1.2588
型号：MC74AC373DTR2G 品牌：ON 备注：这里有MC74AC373多少钱，2026年最近7天走势，今日出价，今日竞价，MC74AC373批发/采购报价，MC74AC373行情走势销售排行榜，MC74AC373报价。| 型号 | 功能描述 | 生产厂家 企业 | LOGO | 操作 |
|---|---|---|---|---|
MC74AC373 | OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS Octal Transparent Latch with 3 State Outputs The MC74AC373/74ACT373 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Da | MOTOROLA 摩托罗拉 |   | |
MC74AC373 | Octal Transparent Latch with 3?뭆tate Outputs The MC74AC373/74ACT373 consists of eight latches with 3–state outputs for bus organized system applications. The flip–flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable ( | ONSEMI 安森美半导体 | | |
MC74AC373 | Octal Transparent Latch with 3-State Outputs The MC74AC373/74ACT373 consists of eight latches with 3−state outputs for bus organized system applications. The flip−flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable ( | ONSEMI 安森美半导体 | | |
MC74AC373 | Octal Transparent Latch with 3-State Outputs | ONSEMI 安森美半导体 | | |
Octal Transparent Latch with 3-State Outputs The MC74AC373/74ACT373 consists of eight latches with 3−state outputs for bus organized system applications. The flip−flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable ( | ONSEMI 安森美半导体 | | ||
OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS Octal Transparent Latch with 3 State Outputs The MC74AC373/74ACT373 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Da | MOTOROLA 摩托罗拉 | | ||
Octal Transparent Latch with 3?뭆tate Outputs The MC74AC373/74ACT373 consists of eight latches with 3–state outputs for bus organized system applications. The flip–flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable ( | ONSEMI 安森美半导体 | | ||
Octal Transparent Latch with 3-State Outputs The MC74AC373/74ACT373 consists of eight latches with 3−state outputs for bus organized system applications. The flip−flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable ( | ONSEMI 安森美半导体 | | ||
Octal Transparent Latch with 3?뭆tate Outputs The MC74AC373/74ACT373 consists of eight latches with 3–state outputs for bus organized system applications. The flip–flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable ( | ONSEMI 安森美半导体 | | ||
Octal Transparent Latch with 3?뭆tate Outputs The MC74AC373/74ACT373 consists of eight latches with 3–state outputs for bus organized system applications. The flip–flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable ( | ONSEMI 安森美半导体 | | ||
Octal Transparent Latch with 3?뭆tate Outputs The MC74AC373/74ACT373 consists of eight latches with 3–state outputs for bus organized system applications. The flip–flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable ( | ONSEMI 安森美半导体 | | ||
Octal Transparent Latch with 3-State Outputs The MC74AC373/74ACT373 consists of eight latches with 3−state outputs for bus organized system applications. The flip−flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable ( | ONSEMI 安森美半导体 | | ||
Octal Transparent Latch with 3?뭆tate Outputs The MC74AC373/74ACT373 consists of eight latches with 3–state outputs for bus organized system applications. The flip–flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable ( | ONSEMI 安森美半导体 | | ||
Octal Transparent Latch with 3?뭆tate Outputs The MC74AC373/74ACT373 consists of eight latches with 3–state outputs for bus organized system applications. The flip–flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable ( | ONSEMI 安森美半导体 | | ||
Octal Transparent Latch with 3-State Outputs The MC74AC373/74ACT373 consists of eight latches with 3−state outputs for bus organized system applications. The flip−flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable ( | ONSEMI 安森美半导体 | | ||
Octal Transparent Latch with 3?뭆tate Outputs The MC74AC373/74ACT373 consists of eight latches with 3–state outputs for bus organized system applications. The flip–flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable ( | ONSEMI 安森美半导体 | | ||
Octal Transparent Latch with 3?뭆tate Outputs The MC74AC373/74ACT373 consists of eight latches with 3–state outputs for bus organized system applications. The flip–flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable ( | ONSEMI 安森美半导体 | | ||
Octal Transparent Latch with 3-State Outputs The MC74AC373/74ACT373 consists of eight latches with 3−state outputs for bus organized system applications. The flip−flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable ( | ONSEMI 安森美半导体 | | ||
Octal Transparent Latch with 3?뭆tate Outputs The MC74AC373/74ACT373 consists of eight latches with 3–state outputs for bus organized system applications. The flip–flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable ( | ONSEMI 安森美半导体 | | ||
Octal Transparent Latch with 3?뭆tate Outputs The MC74AC373/74ACT373 consists of eight latches with 3–state outputs for bus organized system applications. The flip–flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable ( | ONSEMI 安森美半导体 | | ||
OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS Octal Transparent Latch with 3 State Outputs The MC74AC373/74ACT373 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Da | MOTOROLA 摩托罗拉 | | ||
Octal Transparent Latch with 3?뭆tate Outputs The MC74AC373/74ACT373 consists of eight latches with 3–state outputs for bus organized system applications. The flip–flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable ( | ONSEMI 安森美半导体 | | ||
Octal Transparent Latch with 3?뭆tate Outputs The MC74AC373/74ACT373 consists of eight latches with 3–state outputs for bus organized system applications. The flip–flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable ( | ONSEMI 安森美半导体 | | ||
OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS | ETC 知名厂家 | ETC | | |
封装/外壳：20-TSSOP（0.173"，4.40mm 宽） 包装：卷带（TR）剪切带（CT）Digi-Reel® 得捷定制卷带 描述：IC LATCH OCT TRANSP 3ST 20-TSSOP 集成电路（IC） 锁存器 | ONSEMI 安森美半导体 | | ||
封装/外壳：20-SOIC（0.295"，7.50mm 宽） 包装：卷带（TR） 描述：IC LATCH OCT TRANSP 3ST 20-SOIC 集成电路（IC） 锁存器 | ONSEMI 安森美半导体 | | ||
OCTAL D-TYPE LATCH WITH 3 STATE OUTPUT NON INVERTING DESCRIPTION The 74AC373 is a high-speed CMOS OCTAL D-TYPE LATCH with 3 STATE OUTPUT NON INVERTING fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. These 8 bit D-Type latch are controlled by a latch enable input (LE) and an output enable input (OE). While t | STMICROELECTRONICS 意法半导体 | | ||
Octal Transparent Latch with 3-STATE Outputs General Description The AC/ACT373 consists of eight latches with 3-STATE outputs for bus organized system applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Out | FAIRCHILD 仙童半导体 | | ||
Octal Transparent Latch with 3?뭆tate Outputs The MC74AC373/74ACT373 consists of eight latches with 3–state outputs for bus organized system applications. The flip–flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable ( | ONSEMI 安森美半导体 | | ||
Octal Transparent Latch with 3-STATE Outputs General Description The AC/ACT373 consists of eight latches with 3-STATE outputs for bus organized system applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Out | FAIRCHILD 仙童半导体 | | ||
OCTAL D-TYPE LATCH WITH 3 STATE OUTPUT NON INVERTING DESCRIPTION The 74AC373 is a high-speed CMOS OCTAL D-TYPE LATCH with 3 STATE OUTPUT NON INVERTING fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. These 8 bit D-Type latch are controlled by a latch enable input (LE) and an output enable input (OE). While t | STMICROELECTRONICS 意法半导体 | |
MC74AC373产品属性
- 类型
描述
- 型号
MC74AC373
- 制造商
ONSEMI
- 制造商全称
ON Semiconductor
- 功能描述
OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS
| IC供应商 | 芯片型号 | 品牌 | 批号 | 封装 | 库存 | 备注 | 价格 |
|---|---|---|---|---|---|---|---|
ONS |
24+/25+ |
38 |
原装正品现货库存价优 |
||||
ON/安森美 |
0752 |
SOP20 |
1355 |
原装现货 |
|||
ON/安森美 |
22+ |
N/A |
15000 |
现货,原厂原装假一罚十! |
|||
MOTOROLA/摩托罗拉 |
2023+ |
TSSOP |
1833 |
一级代理优势现货,全新正品直营店 |
|||
onsemi |
24+25+ |
16500 |
全新原厂原装现货!受权代理!可送样可提供技术支持! |
||||
ON |
25+ |
SOP-20 |
9854 |
就找我吧!--邀您体验愉快问购元件! |
|||
ON/安森美 |
24+ |
TSSOP |
10000 |
原装进口只做订货 寻找优势渠道合作 |
|||
onsemi(安森美) |
25+ |
SOP20300mil |
1502 |
原装现货,免费供样,技术支持,原厂对接 |
|||
ON |
20+ |
SOP20 |
2960 |
诚信交易大量库存现货 |
|||
ON |
23+ |
SOP20 |
12800 |
公司只有原装 欢迎来电咨询。 |
MC74AC373规格书下载地址
MC74AC373参数引脚图相关
- NFC
- ne555定时器
- ne555
- nand闪存
- n74
- n100
- mxt
- murata
- mt7201
- mt6795
- msm8625q
- msm7227a
- MP4
- MP3
- mos晶体管
- mos管
- MOSFET
- molex连接器
- mega16
- MCU
- MC7806A
- MC7806
- MC7805E
- MC7805C
- MC7805A
- MC7805
- MC7800A
- MC7800
- MC7660
- MC7635
- MC7631
- MC7623
- MC7621
- MC7619
- MC7605
- MC7603
- MC75174
- MC74F40
- MC74F32
- MC74F20
- MC74AC573DWR2G
- MC74AC573DWG
- MC74AC573DTR2G
- MC74AC541DWR2G
- MC74AC541DWG
- MC74AC541DTR2G
- MC74AC540DWR2G
- MC74AC540DWG
- MC74AC4040DR2G/BKN
- MC74AC4040DR2G
- MC74AC4040DG
- MC74AC377DWG
- MC74AC377DTR2G
- MC74AC374N
- MC74AC374DWR2G
- MC74AC374DWG
- MC74AC374DTR2G
- MC74AC373DWR2G
- MC74AC373DWG
- MC74AC373DTR2G
- MC74AC32DTR2G
- MC74AC32DR2G
- MC74AC32DG
- MC74AC273DWR2G
- MC74AC273DWG
- MC74AC273DTR2G
- MC74AC259DR2G
- MC74AC259DG
- MC74AC257DR2G
- MC74AC253DR2G
- MC74AC245DWR2G
- MC74AC245DWG
- MC74AC245DTR2G
- MC74AC245DTG
- MC74AC244NG
- MC74AC244DWR2G
- MC74AC244DWG
- MC74AC244DTR2G
- MC74AC240DWR2G
- MC74AC240DWG
- MC7455
- MC7447A
- MC7445
- MC7430
- MC7403P
- MC7403L
- MC7400
- MC73XX
- MC73110
- MC72000
- MC71000
- MC7010
- MC700
- MC699
- MC697
- MC696
- MC693
- MC691
- MC690
- MC68HC7
MC74AC373数据表相关新闻
MC74ACT138DTR2
型号MC74ACT138DTR2 品牌 ON/安森美 封装 TSSOP-1 批号20+ MC74ACT640DWR2G ON MC74HC125ADG ON MC74HC125ADR2G ON MC74HC244A MOT MC74HC390ADR2G ON MC74HC74ADR2G ON MC74LVXT4051DR2G ON MC74VHC139DTR2G ON MC74VHCT125ADTRG ON MC78L05ACDR2G ON MC78L12A MOT MC88LV926DWR2 Freescale MC908JL3EC
2021-6-3MC74AC138DR2 编码器、解码器、复用器和解复用器
MC74AC138DR2 编码器、解码器、复用器和解复用器
2021-1-8MC74AC157DR2 编码器、解码器、复用器和解复用器
MC74AC157DR2 编码器、解码器、复用器和解复用器
2020-11-23MC74ACT86DR2 ON Semiconductor 逻辑门
MC74ACT86DR2 ON Semiconductor 逻辑门
2020-11-23MC74ACT640DWR2G全新原装现货
瀚佳科技（深圳）有限公司 专业进口电子元器件代理商
2019-7-17MC74AC138DR2原装正品现货
瀚佳科技（深圳）有限公司 专业进口电子元器件代理商
2019-7-8
DdatasheetPDF页码索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97
- P98
- P99
- P100
- P101
- P102
- P103
- P104
- P105
- P106
- P107
- P108
