5V ECL 3-Bit Differential Flip-Flop

文件：133.87 Kbytes Page：9 Pages

5V ECL 3?륛it Differential Flip?륡lop

文件：168.32 Kbytes Page：9 Pages

封装/外壳：28-LCC（J 形引线） 功能：设置（预设）和复位 包装：管件 描述：IC FF D-TYPE TRPL 1BIT 28PLCC 集成电路（IC） 触发器

3-BIT DIFFERENTIAL FLIP-FLOP

Description The MC10E/100E431 is a 3-bit flip-flop with differential clock, data input and data output. The asynchronous Set and Reset controls are edge-triggered rather than level controlled. This allows the user to rapidly set or reset the flip-flop and then continue clocking at the next clock

3-BIT DIFFERENTIAL FLIP-FLOP

Description The MC10E/100E431 is a 3-bit flip-flop with differential clock, data input and data output. The asynchronous Set and Reset controls are edge-triggered rather than level controlled. This allows the user to rapidly set or reset the flip-flop and then continue clocking at the next clock

3-BIT DIFFERENTIAL FLIP-FLOP

DESCRIPTION The SY10/100E431 are 3-bit flip-flops with differential clock, data input and data output. The asynchronous Set and Reset controls are edgetriggered rather than level controlled. This allows the user to rapidly set or reset the flip-flop and then continue clocking at the next clock

3-BIT DIFFERENTIAL FLIP-FLOP

DESCRIPTION The SY10/100E431 are 3-bit flip-flops with differential clock, data input and data output. The asynchronous Set and Reset controls are edgetriggered rather than level controlled. This allows the user to rapidly set or reset the flip-flop and then continue clocking at the next clock

3-BIT DIFFERENTIAL FLIP-FLOP

DESCRIPTION The SY10/100E431 are 3-bit flip-flops with differential clock, data input and data output. The asynchronous Set and Reset controls are edgetriggered rather than level controlled. This allows the user to rapidly set or reset the flip-flop and then continue clocking at the next clock