LMP2021/LMP2022 Zero Drift, Low Noise, EMI Hardened Amplifiers

文件：1.17441 Mbytes Page：31 Pages

Zero Drift, Low Noise, EMI Hardened Amplifiers

文件：702.78 Kbytes Page：20 Pages

丝印代码：LMP2021MA；LMP202x Zero-Drift, Low-Noise, EMI-Hardened Amplifiers

1 Features 1(Typical Values, TA = 25°C, VS = 5 V) • Input Offset Voltage (Typical) −0.4 μV • Input Offset Voltage (Max) ±5 μV • Input Offset Voltage Drift (Typical) –0.004 μV/°C • Input Offset Voltage Drift (Max) ±0.02 μV/°C • Input Voltage Noise, AV = 1000 11 nV/√Hz • Open Loop Gain 160 dB

丝印代码：LMP2021MA；LMP202x Zero-Drift, Low-Noise, EMI-Hardened Amplifiers

1 Features 1(Typical Values, TA = 25°C, VS = 5 V) • Input Offset Voltage (Typical) −0.4 μV • Input Offset Voltage (Max) ±5 μV • Input Offset Voltage Drift (Typical) –0.004 μV/°C • Input Offset Voltage Drift (Max) ±0.02 μV/°C • Input Voltage Noise, AV = 1000 11 nV/√Hz • Open Loop Gain 160 dB

丝印代码：LMP2021MA；LMP202x Zero-Drift, Low-Noise, EMI-Hardened Amplifiers

1 Features 1(Typical Values, TA = 25°C, VS = 5 V) • Input Offset Voltage (Typical) −0.4 μV • Input Offset Voltage (Max) ±5 μV • Input Offset Voltage Drift (Typical) –0.004 μV/°C • Input Offset Voltage Drift (Max) ±0.02 μV/°C • Input Voltage Noise, AV = 1000 11 nV/√Hz • Open Loop Gain 160 dB

丝印代码：LMP2021MA；LMP202x Zero-Drift, Low-Noise, EMI-Hardened Amplifiers

1 Features 1(Typical Values, TA = 25°C, VS = 5 V) • Input Offset Voltage (Typical) −0.4 μV • Input Offset Voltage (Max) ±5 μV • Input Offset Voltage Drift (Typical) –0.004 μV/°C • Input Offset Voltage Drift (Max) ±0.02 μV/°C • Input Voltage Noise, AV = 1000 11 nV/√Hz • Open Loop Gain 160 dB

Zero-Drift, Low-Noise, EMI-Hardened Amplifiers

文件：1.34143 Mbytes Page：37 Pages

Zero-Drift, Low-Noise, EMI-Hardened Amplifiers

文件：1.34143 Mbytes Page：37 Pages

32-bit GTL terminator with octal enables

DESCRIPTION The GTL202x series are 32-bit bus switches with GTL termination and octal output enables. The GTL202x is intended to provide GTL bus termination in multi-processor environments. The enable pins allow the system control to disconnect the bus termination. When the bus switch is enabled

Integrated Circuit 8-Digit/Segment Fluorescent Display Driver

Description: The NTE2021 and NTE2022 consist of eight NPN Darlington output stages and the associated common–emitter input stages in an 18–Lead DIP type package. These devices are designed to interface between low–level digital logic and vacuum fluorescent displays. They are capable of driving

CK00 100/133 MHz spread spectrum differential system clock generator

DESCRIPTION The PCK2021 is a clock synthesizer/driver for a Pentium III and other similar processors. The PCK2021 has six differential pair CPU current source outputs, two 33 MHz outputs, one 3V66 output, and two 48 MHz clocks which can be disabled on power-up, and one 3.3 V reference clock at

CK00 100/133 MHz spread spectrum differential system clock generator

DESCRIPTION The PCK2021 is a clock synthesizer/driver for a Pentium III and other similar processors. The PCK2021 has six differential pair CPU current source outputs, two 33 MHz outputs, one 3V66 output, and two 48 MHz clocks which can be disabled on power-up, and one 3.3 V reference clock at

630 V driver IC for CFL and TL lamps

文件：102.25 Kbytes Page：20 Pages