型号 功能描述 生产厂家 企业 LOGO 操作

In-System Programmable High Density PLD

Description The ispLSI 3256E is a High Density Programmable Logic Device containing 512 Registers, 256 Universal I/O pins, five Dedicated Clock Input Pins, 16 Output Routing Pools (ORP) and a Global Routing Pool (GRP) which allows complete inter-connectivity between all of these elements. Featu

Lattice

莱迪思

In-System Programmable High Density PLD

Description The ispLSI 3256E is a High Density Programmable Logic Device containing 512 Registers, 256 Universal I/O pins, five Dedicated Clock Input Pins, 16 Output Routing Pools (ORP) and a Global Routing Pool (GRP) which allows complete inter-connectivity between all of these elements. Featu

Lattice

莱迪思

In-System Programmable High Density PLD

Description The ispLSI 3256E is a High Density Programmable Logic Device containing 512 Registers, 256 Universal I/O pins, five Dedicated Clock Input Pins, 16 Output Routing Pools (ORP) and a Global Routing Pool (GRP) which allows complete inter-connectivity between all of these elements. Featu

Lattice

莱迪思

In-System Programmable High Density PLD

Description The ispLSI 3256E is a High Density Programmable Logic Device containing 512 Registers, 256 Universal I/O pins, five Dedicated Clock Input Pins, 16 Output Routing Pools (ORP) and a Global Routing Pool (GRP) which allows complete inter-connectivity between all of these elements. Featu

Lattice

莱迪思

In-System Programmable High Density PLD

Description The ispLSI 3256E is a High Density Programmable Logic Device containing 512 Registers, 256 Universal I/O pins, five Dedicated Clock Input Pins, 16 Output Routing Pools (ORP) and a Global Routing Pool (GRP) which allows complete inter-connectivity between all of these elements. Featu

Lattice

莱迪思

In-System Programmable High Density PLD

Description The ispLSI 3256E is a High Density Programmable Logic Device containing 512 Registers, 256 Universal I/O pins, five Dedicated Clock Input Pins, 16 Output Routing Pools (ORP) and a Global Routing Pool (GRP) which allows complete inter-connectivity between all of these elements. Featu

Lattice

莱迪思

In-System Programmable High Density PLD

Description The ispLSI 3256E is a High Density Programmable Logic Device containing 512 Registers, 256 Universal I/O pins, five Dedicated Clock Input Pins, 16 Output Routing Pools (ORP) and a Global Routing Pool (GRP) which allows complete inter-connectivity between all of these elements. Featu

Lattice

莱迪思

High Density Programmable Logic

文件:1.2348 Mbytes Page:18 Pages

Lattice

莱迪思

High Density Programmable Logic

文件:1.2348 Mbytes Page:18 Pages

Lattice

莱迪思

High Density Programmable Logic

文件:1.2348 Mbytes Page:18 Pages

Lattice

莱迪思

High Density Programmable Logic

文件:1.2348 Mbytes Page:18 Pages

Lattice

莱迪思

In-System Programmable High Density PLD

Lattice

莱迪思

In-System Programmable High Density PLD

文件:163.44 Kbytes Page:13 Pages

Lattice

莱迪思

In-System Programmable High Density PLD

文件:163.44 Kbytes Page:13 Pages

Lattice

莱迪思

In-System Programmable High Density PLD

文件:163.44 Kbytes Page:13 Pages

Lattice

莱迪思

In-System Programmable High Density PLD

文件:163.44 Kbytes Page:13 Pages

Lattice

莱迪思

In-System Programmable High Density PLD

文件:163.44 Kbytes Page:13 Pages

Lattice

莱迪思

In-System Programmable High Density PLD

Lattice

莱迪思

In-System Programmable High Density PLD

文件:163.44 Kbytes Page:13 Pages

Lattice

莱迪思

In-System Programmable High Density PLD

文件:163.44 Kbytes Page:13 Pages

Lattice

莱迪思

In-System Programmable High Density PLD

Lattice

莱迪思

In-System Programmable High Density PLD

文件:159.15 Kbytes Page:15 Pages

Lattice

莱迪思

In-System Programmable High Density PLD

文件:159.15 Kbytes Page:15 Pages

Lattice

莱迪思

In-System Programmable High Density PLD

文件:159.15 Kbytes Page:15 Pages

Lattice

莱迪思

In-System Programmable High Density PLD

文件:159.15 Kbytes Page:15 Pages

Lattice

莱迪思

High Density Programmable Logic

文件:1.2348 Mbytes Page:18 Pages

Lattice

莱迪思

Kano Screen Kit

文件:91.63 Kbytes Page:1 Pages

ETCList of Unclassifed Manufacturers

未分类制造商

1 MHz Lowpass Filter

文件:64.28 Kbytes Page:3 Pages

KR

In-System Programmable High Density PLD

文件:163.44 Kbytes Page:13 Pages

Lattice

莱迪思

In-System Programmable High Density PLD

文件:159.15 Kbytes Page:15 Pages

Lattice

莱迪思

ISPLSI3256产品属性

  • 类型

    描述

  • 型号

    ISPLSI3256

  • 功能描述

    CPLD - 复杂可编程逻辑器件 USE ispMACH 4000V

  • RoHS

  • 制造商

    Lattice

  • 存储类型

    EEPROM

  • 大电池数量

    128

  • 最大工作频率

    333 MHz

  • 延迟时间

    2.7 ns

  • 可编程输入/输出端数量

    64

  • 工作电源电压

    3.3 V

  • 最大工作温度

    + 90 C

  • 最小工作温度

    0 C

  • 封装/箱体

    TQFP-100

更新时间:2025-12-18 11:36:00
IC供应商 芯片型号 品牌 批号 封装 库存 备注 价格
LATTICE
23+
QFP
20000
全新原装假一赔十
LATTICE
25+
QFP304
3200
全新原装、诚信经营、公司现货销售
Lattice
22+
QFP
20000
公司只做原装 品质保障
LATTICE
23+
RQFP304
8650
受权代理!全新原装现货特价热卖!
LATTICE
15+
NA
1863
全新进口原装
LATTICE
24+
RQFP304
80000
只做自己库存 全新原装进口正品假一赔百 可开13%增
LATTICE/莱迪斯
23+
QFP
10000
原厂授权一级代理,专业海外优势订货,价格优势、品种
Lattice
08+
QFP
26
一级代理,专注军工、汽车、医疗、工业、新能源、电力
LATTICE
25+
QFP
680
原装现货热卖中,提供一站式真芯服务
Lattic
25+
25000
原厂原包 深圳现货 主打品牌 假一赔百 可开票!

ISPLSI3256数据表相关新闻