In-System Programmable High Density PLD

Description The ispLSI 1024/883 is a High-Density Programmable Logic Device processed in full compliance to MIL-STD-883. This military grade device contains 144 Registers, 48 Universal I/O pins, six Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). Featu

In-System Programmable High Density PLD

Description The ispLSI 1024/883 is a High-Density Programmable Logic Device processed in full compliance to MIL-STD-883. This military grade device contains 144 Registers, 48 Universal I/O pins, six Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). Featu

In-System Programmable High Density PLD

Description The ispLSI 1024EA is a High Density Programmable Logic Device containing 144 Registers, 48 Universal I/O pins, two Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). Features • HIGH DENSITY PROGRAMMABLE LOGIC — 4000 PLD Gates — 48 I/O

In-System Programmable High Density PLD

Description The ispLSI 1024EA is a High Density Programmable Logic Device containing 144 Registers, 48 Universal I/O pins, two Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). Features • HIGH DENSITY PROGRAMMABLE LOGIC — 4000 PLD Gates — 48 I/O

In-System Programmable High Density PLD

Description The ispLSI 1024EA is a High Density Programmable Logic Device containing 144 Registers, 48 Universal I/O pins, two Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). Features • HIGH DENSITY PROGRAMMABLE LOGIC — 4000 PLD Gates — 48 I/O

In-System Programmable High Density PLD

In-System Programmable High Density PLD

In-System Programmable High Density PLD

In-System Programmable High Density PLD

Description The ispLSI 1024/883 is a High-Density Programmable Logic Device processed in full compliance to MIL-STD-883. This military grade device contains 144 Registers, 48 Universal I/O pins, six Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). Featu

Pulse Transformers

RoHS compliant UL 94V-0 package material Isolation to 4kVrms Compact footprint PCB mounting Backward compatible with Sn/Pb soldering systems

In-System Programmable High Density PLD

Description The ispLSI 1024EA is a High Density Programmable Logic Device containing 144 Registers, 48 Universal I/O pins, two Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). Features • HIGH DENSITY PROGRAMMABLE LOGIC — 4000 PLD Gates — 48 I/O

Pulse Transformers

文件：109.19 Kbytes Page：2 Pages

SM BATTERY HOLDER AA, ON TAPE

文件：96.76 Kbytes Page：1 Pages