型号 功能描述 生产厂家 企业 LOGO 操作

2M x 36 and 4M x 18 72Mb, PIPELINE NO WAIT STATE BUS SRAM

FEATURES • 100 percent bus utilization • No wait cycles between Read and Write • Internal self-timed write cycle • Individual Byte Write Control • Single R/W (Read/Write) control pin • Clock controlled, registered address, data and control • Interleaved or linear burst sequence control usi

ISSI

矽成半导体

2M x 36 and 4M x 18 72Mb, PIPELINE NO WAIT STATE BUS SRAM

FEATURES • 100 percent bus utilization • No wait cycles between Read and Write • Internal self-timed write cycle • Individual Byte Write Control • Single R/W (Read/Write) control pin • Clock controlled, registered address, data and control • Interleaved or linear burst sequence control usi

ISSI

矽成半导体

2M x 36 and 4M x 18 72Mb, PIPELINE NO WAIT STATE BUS SRAM

FEATURES • 100 percent bus utilization • No wait cycles between Read and Write • Internal self-timed write cycle • Individual Byte Write Control • Single R/W (Read/Write) control pin • Clock controlled, registered address, data and control • Interleaved or linear burst sequence control usi

ISSI

矽成半导体

2M x 36 and 4M x 18 72Mb, PIPELINE NO WAIT STATE BUS SRAM

FEATURES • 100 percent bus utilization • No wait cycles between Read and Write • Internal self-timed write cycle • Individual Byte Write Control • Single R/W (Read/Write) control pin • Clock controlled, registered address, data and control • Interleaved or linear burst sequence control usi

ISSI

矽成半导体

2M x 36 and 4M x 18 72Mb, PIPELINE NO WAIT STATE BUS SRAM

FEATURES • 100 percent bus utilization • No wait cycles between Read and Write • Internal self-timed write cycle • Individual Byte Write Control • Single R/W (Read/Write) control pin • Clock controlled, registered address, data and control • Interleaved or linear burst sequence control usi

ISSI

矽成半导体

2M x 36 and 4M x 18 72Mb, PIPELINE NO WAIT STATE BUS SRAM

FEATURES • 100 percent bus utilization • No wait cycles between Read and Write • Internal self-timed write cycle • Individual Byte Write Control • Single R/W (Read/Write) control pin • Clock controlled, registered address, data and control • Interleaved or linear burst sequence control usi

ISSI

矽成半导体

2M x 36 and 4M x 18 72Mb, PIPELINE NO WAIT STATE BUS SRAM

FEATURES • 100 percent bus utilization • No wait cycles between Read and Write • Internal self-timed write cycle • Individual Byte Write Control • Single R/W (Read/Write) control pin • Clock controlled, registered address, data and control • Interleaved or linear burst sequence control usi

ISSI

矽成半导体

2M x 36 and 4M x 18 72Mb, PIPELINE NO WAIT STATE BUS SRAM

FEATURES • 100 percent bus utilization • No wait cycles between Read and Write • Internal self-timed write cycle • Individual Byte Write Control • Single R/W (Read/Write) control pin • Clock controlled, registered address, data and control • Interleaved or linear burst sequence control usi

ISSI

矽成半导体

2M x 36 and 4M x 18 72Mb, PIPELINE NO WAIT STATE BUS SRAM

FEATURES • 100 percent bus utilization • No wait cycles between Read and Write • Internal self-timed write cycle • Individual Byte Write Control • Single R/W (Read/Write) control pin • Clock controlled, registered address, data and control • Interleaved or linear burst sequence control usi

ISSI

矽成半导体

2M x 36 and 4M x 18 72Mb, PIPELINE NO WAIT STATE BUS SRAM

FEATURES • 100 percent bus utilization • No wait cycles between Read and Write • Internal self-timed write cycle • Individual Byte Write Control • Single R/W (Read/Write) control pin • Clock controlled, registered address, data and control • Interleaved or linear burst sequence control usi

ISSI

矽成半导体

2M x 36 and 4M x 18 72Mb, PIPELINE NO WAIT STATE BUS SRAM

FEATURES • 100 percent bus utilization • No wait cycles between Read and Write • Internal self-timed write cycle • Individual Byte Write Control • Single R/W (Read/Write) control pin • Clock controlled, registered address, data and control • Interleaved or linear burst sequence control usi

ISSI

矽成半导体

2M x 36 and 4M x 18 72Mb, PIPELINE NO WAIT STATE BUS SRAM

FEATURES • 100 percent bus utilization • No wait cycles between Read and Write • Internal self-timed write cycle • Individual Byte Write Control • Single R/W (Read/Write) control pin • Clock controlled, registered address, data and control • Interleaved or linear burst sequence control usi

ISSI

矽成半导体

2M x 36 and 4M x 18 72Mb, PIPELINE NO WAIT STATE BUS SRAM

FEATURES • 100 percent bus utilization • No wait cycles between Read and Write • Internal self-timed write cycle • Individual Byte Write Control • Single R/W (Read/Write) control pin • Clock controlled, registered address, data and control • Interleaved or linear burst sequence control usi

ISSI

矽成半导体

更新时间:2025-12-12 13:54:00
IC供应商 芯片型号 品牌 批号 封装 库存 备注 价格
ISSI
2450+
BGA
6540
只做原装正品假一赔十为客户做到零风险!!
ISSI, Integrated Silicon Solut
21+
48-VFBGA
5280
进口原装!长期供应!绝对优势价格(诚信经营
ISSI
0405+
BGA
23
一级代理,专注军工、汽车、医疗、工业、新能源、电力
ISSI(美国芯成)
2021+
TFBGA-165(13x15)
499
ISSI,
25+
25000
原厂原包 深圳现货 主打品牌 假一赔百 可开票!
ISSI
24+
BGA
80000
只做自己库存 全新原装进口正品假一赔百 可开13%增
ISSI
23+
BGA165
3000
一级代理原厂VIP渠道,专注军工、汽车、医疗、工业、
ISSI(美国芯成)
24+
TFBGA165(13x15)
7350
现货供应,当天可交货!免费送样,原厂技术支持!!!
ISSI, Integrated Silicon Solu
23+
-
7300
专注配单,只做原装进口现货
ISSI(美国芯成)
2447
TFBGA-165(13x15)
315000
144个/托盘一级代理专营品牌!原装正品,优势现货,长

IS61NVP409618B-200芯片相关品牌

IS61NVP409618B-200数据表相关新闻