Zero Delay, Low Skew Buffer

Description The ICS9112-18 is a low jitter, low-skew, high performance PLL based zero delay buffer for high speed applications. Based on ICS’s proprietary low jitter Phase Locked Loop (PLL) techniques, the device provides eight low skew outputs at speeds up to 160 MHz at 3.3 V. The ICS9112-18 inc

Zero Delay, Low Skew Buffer

Description The ICS9112-18 is a low jitter, low-skew, high performance PLL based zero delay buffer for high speed applications. Based on ICS’s proprietary low jitter Phase Locked Loop (PLL) techniques, the device provides eight low skew outputs at speeds up to 160 MHz at 3.3 V. The ICS9112-18 inc

SHIELDED ADJUSTABLE RF COILS

[J.W.MILLER]

ROUND INSTRUMENTATION HANDLES

[KEYSTONE] ROUND INSTRUMENTATION HANDLES FERRULES HANDLE MOUNTING SCREWS

Isolated, Sigma-Delta ADCs with SPI

FEATURES ► 2 (ADE9112) or 3 (ADE9113) channel isolated, simultaneously sampling Σ-Δ ADCs, with integrated isoPower, isolated dc-to-dc converters ► 3 (ADE9103) channel nonisolated, simultaneously sampling Σ-Δ ADCs ► Synchronization of multiple ADE9103/ADE9112/ADE9113 devices ► 4-wire SPI wit

Isolated, Sigma-Delta ADCs with SPI

FEATURES ► 2 (ADE9112) or 3 (ADE9113) channel isolated, simultaneously sampling Σ-Δ ADCs, with integrated isoPower, isolated dc-to-dc converters ► 3 (ADE9103) channel nonisolated, simultaneously sampling Σ-Δ ADCs ► Synchronization of multiple ADE9103/ADE9112/ADE9113 devices ► 4-wire SPI wit

Releasable Type T Rivets

文件：117.9 Kbytes Page：1 Pages