型号 功能描述 生产厂家 企业 LOGO 操作
ICS601M-02IL

Low Phase Noise Clock Multiplier

Description The ICS601-02 is a low cost, low phase noise, high performance clock synthesizer for any application that requires low phase noise and low jitter. The ICS601 is ICS’ lowest phase noise multiplier. Using ICS’ patented analog and digital Phase Locked Loop (PLL) techniques, the chip acce

ICST

Low Phase Noise Clock Multiplier

Description The ICS601-02 is a low cost, low phase noise, high performance clock synthesizer for any application that requires low phase noise and low jitter. The ICS601 is ICS’ lowest phase noise multiplier. Using ICS’ patented analog and digital Phase Locked Loop (PLL) techniques, the chip acce

ICST

LOW PHASE NOISE CLOCK MULTIPLIER

Description The ICS601-02 is a low cost, low phase noise, high performance clock synthesizer for any application that requires low phase noise and low jitter. The ICS601 is IDT’s lowest phase noise multiplier. Using IDT’s patented analog and digital Phase Locked Loop (PLL) techniques, the chip ac

IDT

LOW PHASE NOISE CLOCK MULTIPLIER

Features • Packaged in 16-pin SOIC (Pb free) • Uses fundamental 10 - 27 MHz crystal or clock • Patented PLL with the lowest phase noise • Output clocks up to 170 MHz at 3.3 V • Output Enable function tri-states outptus • Low phase noise: -132 dBc/Hz at 10 kHz • Low jitter - 18 ps one sigma

RENESAS

瑞萨

LOW PHASE NOISE CLOCK MULTIPLIER

Features • Packaged in 16-pin SOIC (Pb free) • Uses fundamental 10 - 27 MHz crystal or clock • Patented PLL with the lowest phase noise • Output clocks up to 170 MHz at 3.3 V • Output Enable function tri-states outptus • Low phase noise: -132 dBc/Hz at 10 kHz • Low jitter - 18 ps one sigma

RENESAS

瑞萨

LOW PHASE NOISE CLOCK MULTIPLIER

Description The ICS601-02 is a low cost, low phase noise, high performance clock synthesizer for any application that requires low phase noise and low jitter. The ICS601 is IDT’s lowest phase noise multiplier. Using IDT’s patented analog and digital Phase Locked Loop (PLL) techniques, the chip ac

IDT

Low Phase Noise Clock Multiplier

Description The ICS601-02 is a low cost, low phase noise, high performance clock synthesizer for any application that requires low phase noise and low jitter. The ICS601 is ICS’ lowest phase noise multiplier. Using ICS’ patented analog and digital Phase Locked Loop (PLL) techniques, the chip acce

ICST

Low Phase Noise Clock Multiplier

Description The ICS601-02 is a low cost, low phase noise, high performance clock synthesizer for any application that requires low phase noise and low jitter. The ICS601 is ICS’ lowest phase noise multiplier. Using ICS’ patented analog and digital Phase Locked Loop (PLL) techniques, the chip acce

ICST

ICS601M-02IL产品属性

  • 类型

    描述

  • 型号

    ICS601M-02IL

  • 制造商

    ICS

  • 制造商全称

    ICS

  • 功能描述

    Low Phase Noise Clock Multiplier

更新时间:2025-11-24 18:55:00
IC供应商 芯片型号 品牌 批号 封装 库存 备注 价格
ICS
19+
SOP16
1000
一级代理,专注军工、汽车、医疗、工业、新能源、电力
ICS601M-02IT
25+
2488
2488
ICS
2450+
SOP
9850
只做原厂原装正品现货或订货假一赔十!
ICS
24+
SSOP
2000
全新原装深圳仓库现货有单必成
IDT
25+
SOP16
3000
全新原装、诚信经营、公司现货销售
ICS
24+
SSOP20
50
IDT
2403+
SOP16
6489
原装现货热卖!十年芯路!坚持!
ICS
22+
SOP
2000
全新原装现货!
IDT
16+
7886
进口原装正品
IDT
23+
NA
7886
原装正品代理渠道价格优势

ICS601M-02IL数据表相关新闻

  • ICS843002AKI-41LF

    1 Output 时钟合成器/抖动清除器 , 400 MHz 时钟合成器/抖动清除器 , 4 Output - 40 C 时钟合成器/抖动清除器 , 13.6 GHz 时钟合成器/抖动清除器 , TSSOP-64 + 70 C 0 C 时钟合成器/抖动清除器 , LMK04906 时钟合成器/抖动清除器

    2020-11-13
  • ICS843002AKI-41LF

    1 Output 时钟合成器/抖动清除器 , LVCMOS, LVDS, LVPECL 时钟合成器/抖动清除器 , 6 Output 时钟合成器/抖动清除器 , + 125 C - 40 C 时钟合成器/抖动清除器 , 1570 MHz 时钟合成器/抖动清除器 , 1750 MHz 时钟合成器/抖动清除器

    2020-7-8
  • ICS574MLFT时钟和计时器IC

    8 Output 时钟缓冲器 , 1 Output 100 MHz 时钟缓冲器 , 4 Output SOIC-8 5.5 V 时钟缓冲器 , 18 Output 时钟缓冲器 , 4 Output 时钟缓冲器 , 5 Output 50 MHz 时钟缓冲器

    2019-12-12
  • ICS557G-05ALFT只做原装现货

    瀚佳科技(深圳)有限公司: 专业销售集成电路IC.单片机.内存闪存.二三级管模块等电子元器件。

    2018-12-30
  • ICS557GI-05ALFT只做进口原装现货

    瀚佳科技(深圳)有限公司: 专业销售集成电路IC.单片.内存闪存.二三级管模块等电子元器件。

    2018-12-30
  • ICS8344BY-01-缓冲器/驱动器

    概述 该ICS8344- 01是一种低电压,低歪斜扇出缓冲器和一个成员的HiPerClockS™高性能时钟解决方案系列,从集成电路。该ICS8344- 01的设计翻译任何差分信号水平的LVCMOS水平。该低阻抗的LVCMOS输出,用于驱动50Ω 串联或并联端接传输线。有效扇出可提高到48利用的能力输出,以驱动两个系列终止线。冗余时钟应用程序可以利用双时钟输入。对偶时钟输入还有助于进行板级测试。输出使是同步的,因而可省去矮时钟脉冲其中发生在异步启用和禁用输出。低的输出被禁止时。该ICS8344- 01的特点是在充分的3.3V,2.5V和充分混合3.3V输

    2013-3-2